

**PX 1**



U.S. Patent

Jun. 19, 2001

Sheet 1 of 6

US 6,249,876 B1




FIG. 1


PIF 00321

U.S. Patent

Jun. 19, 2001

Sheet 2 of 6

US 6,249,876 B1



PIF 00322

U.S. Patent

Jun. 19, 2001

Sheet 3 of 6

US 6,249,876 B1




FIG. 3

PIF 00323

U.S. Patent

Jun. 19, 2001

Sheet 4 of 6

US 6,249,876 B1




FIG. 4

PIF 00324

U.S. Patent

Jun. 19, 2001

Sheet 5 of 6

US 6,249,876 B1





FIG. 5

PIF 00325

**FIG. 6**



**PIF 00326**



US 6,249,876 B1

# FREQUENCY JITTERING CONTROL FOR VARYING THE SWITCHING FREQUENCY OF A POWER SUPPLY

## BACKGROUND

The present invention relates to an off-line switched mode control system with frequency jittering.

Many products rely on advanced electronic components to cost-effectively provide the product with the desired functionality. These electronic components require power regulation circuitry to supply them with a clean and steady source of power. The development of switched mode power supply technology has led to power supplies operating at high frequency to achieve small size and high efficiency. Each switched mode power supply typically relies on an oscillator switching at a fixed switching frequency or alternatively a variable frequency (such as in a ringing choke power supply).

Due to the high frequency operation relative to the frequency of an alternating current (AC) power line, switched mode power supplies can exacerbate problems associated with electromagnetic interference (EMI). EMI noise is generated when voltage and current are modulated by the switching power supply. This electrical noise can be transferred to the AC power line.

In addition to affecting the operation of other electronics within the vicinity of the power supply by conduction, EMI induced noise on a power line may radiate or leak from the power line and affect equipment which is not even connected to the power line. Both conducted and radiated electrical noise may adversely affect or interfere with the operation of the electronic equipment. For example, EMI noise generated by the switching power supply can cause problems for communication devices in the vicinity of the power supply. Radiated high frequency noise components may become a part of the AC mains signal and may be provided to other devices in the power grid. Further, power supply radiated EMI can interfere with radio and television transmissions.

To address EMI related interference, several specifications have been developed by government agencies in the United States and in the European Community. These agencies have established specifications that define the maximum amount of EMI that can be produced by various classes of electronic devices. Since power supplies generate a major component of the EMI for electronic devices, an important step in designing such supplies that conform to the specifications is to minimize EMI emission to the acceptable limits of the various specifications.

EMI may be reduced in a power supply by adding snubbers and input filters. These components reduce the noise transferred to the power line and by so doing, also reduce the electric and magnetic fields of noise generated by the power line. While these methods can reduce EMI, they usually complicate the design process as well as increase the production cost. In practice, noise filtering components are added in an ad hoc manner and on a trial-and-error basis during the final design process when EMI is found to exceed the compliance limits specified by the regulatory agencies. This inevitably adds unexpected costs to the products.

Further, extra components can undesirably increase the size and weight of the power supply and thus the resulting product.

## SUMMARY OF THE INVENTION

EMI emission is reduced by jittering the switching frequency of a switched mode power supply. In one aspect, a

frequency jittering circuit varies the switching frequency using an oscillator for generating a switching frequency signal, the oscillator having a control input for varying the switching frequency. A digital to analog converter is connected to the control input for varying the switching frequency, and a counter is connected to the output of the oscillator and to the digital to analog converter. The counter causes the digital to analog converter to adjust the control input and to vary the switching frequency.

Implementations of the invention include one or more of the following. The oscillator has a primary current source connected to the oscillator control input. A differential switch may be used with first and second transistors connected to the primary current source; a third transistor connected to the first transistor; and a fourth transistor connected to the second transistor at a junction. A capacitor and one or more comparators may be connected to the junction. The digital to analog converter has one or more current sources, with a transistor connected to each current source and to the counter. The primary current source may generate a current  $I$  and each of the current sources may generate a current lower than  $I$ . The current sources may generate binary weighted currents. The largest current source may generate a current which is less than about 0.1 of  $I$ .

In a second aspect, a method for generating a switching frequency in a power conversion system includes generating a primary current; cycling one or more secondary current sources to generate a secondary current which varies over time; and supplying the primary and secondary currents to a control input of an oscillator for generating a switching frequency which is varied over time.

Implementations of the invention include one or more of the following. A counter may be clocked with the output of the oscillator. The primary current may be generated by a current source. If the primary current is  $I$ , each of the secondary current sources may generate a supplemental current lower than  $I$  and which is passed to the oscillator control input. The supplemental current may be binary-weighted. The largest supplemental current may be less than approximately 0.1 of  $I$ .

In another aspect, a method for generating a switching frequency in a power conversion system includes generating a primary voltage; cycling one or more secondary voltage sources to generate a secondary voltage which varies over time; and supplying the primary and secondary voltages to a control input of a voltage-controlled oscillator for generating a switching frequency which is varied over time.

Implementations of the invention include one or more of the following. Where the primary voltage is  $V$ , each of the secondary voltage sources may generate a supplemental voltage lower than  $V$  which may be passed to the voltage-controlled oscillator. The supplemental voltage may be binary-weighted.

In another aspect, a frequency jittering circuit for varying a power supply switching frequency includes an oscillator for generating a switching frequency signal, the oscillator having a control input for varying the switching frequency; and means connected to the control input for varying the switching frequency.

Implementations of the invention include one or more of the following. The means for varying the frequency may include one or more current sources connected to the control input; and a counter connected to the output of the oscillator and to the one or more current sources. The oscillator may include a primary current source connected to the control

PIF 00327

US 6,249,876 B1

3

input; and a differential switch connected to the primary current source. The differential switch may have first and second transistors connected to the primary current source; a third transistor connected to the first transistor; and a fourth transistor connected to the second transistor at a junction. A capacitor and a comparator may be connected to the junction. If the primary current source generates a current  $I$ , each of the current sources may generate a second current lower than the current  $I$ , further comprising a transistor connected to each current source connected to the counter. The means for varying the frequency may include one or more voltage sources connected to the control input; and a counter connected to the output of the oscillator and to the one or more voltage sources. The oscillator may include a primary voltage source connected to the control input; and a differential switch connected to the primary voltage source. The means for varying the frequency may include a capacitor; a current source adapted to charge the capacitor; and means for alternately charging and discharging the capacitor. One or more comparators may be connected to the capacitor and the means for alternately charging and discharging the capacitor.

In yet another aspect, a power supply includes a transformer, an oscillator for generating a signal having a frequency, the oscillator having a control input for varying the frequency of the signal, the oscillator including: a primary current source connected to the control input; a differential switch connected to the primary current source; a capacitor connected to the differential switch; and a comparator connected to the differential switch. The power supply also includes a digital to analog converter connected to the control input, the analog to digital converter having one or more current sources, wherein the primary current source generates a current  $I$  and each of the current sources generates a current lower than  $I$ . A counter is connected to the output of the oscillator and to the current sources of the digital to analog converter. Further, a power transistor is connected to the primary winding of the transformer so that when the power transistor is modulated, a regulated power supply output is provided.

In another aspect, a power supply includes a transformer connected to an input voltage. The power supply includes an oscillator for generating a signal having a frequency, the oscillator having a control input for varying the frequency of the signal, the oscillator including: a primary current source connected to the control input; a differential switch connected to the primary current source; a capacitor connected to the differential switch; and a comparator connected to the differential switch. A circuit for varying the frequency is connected to the control input, the circuit having a capacitor; a current source adapted to charge and discharge the capacitor; one or more comparators connected to the capacitor to the current source for alternately charging and discharging the capacitor. Further, a power transistor is connected to the oscillator and to the primary winding. The power transistor modulates its output in providing a regulated power supply output.

Advantages of the invention include one or more of the following. The jittering operation smears the switching frequency of the power supply over a wide frequency range and thus spreads energy outside of the bandwidth measured by the EMI measurement equipment. By changing the oscillator frequency back and forth, the average noise measured by the EMI measurement equipment is reduced considerably.

Further, the invention provides the required jittering without requiring a large area on the regulator chip to implement

4

a capacitor in a low frequency oscillator. Further, the invention minimizes effects caused by leakage current from transistors and capacitors associated with a low frequency oscillator. Thus, the jittering operation can be maintained even at high temperature which can increase current leakage.

Additionally, the invention reduces the need to add extra noise filtering components associated with the EMI filter. Therefore a compact and inexpensive power supply system can be built with minimal EMI emissions.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic diagram of a digital frequency jittering device.

FIG. 2 is a plot illustrating the operation of the device of FIG. 1.

FIG. 3 is a schematic diagram of an analog frequency jittering device.

FIG. 4 is a schematic diagram of an implementation of the device of FIG. 3.

FIG. 5 is a timing diagram illustrating the operation of the frequency jitter device of FIG. 4.

FIG. 6 is a schematic diagram of a switched mode power supply in accordance with the present invention.

#### DESCRIPTION

FIG. 1 shows a digital frequency jittering circuit 100. The digital frequency jittering circuit 100 has a primary oscillator 110 which provides a clock signal to a counter 140. The primary oscillator 110 typically operates between 100 kHz and 130 kHz. The counter 140 can be a seven bit counter. Each output of counter 140, when clocked by primary oscillator 110, represents a particular time interval. The outputs of the counter 140 are provided to a series of frequency jittering current sources 150. The outputs of the series of frequency jittering current sources 150 are presented to the primary oscillator 110 to vary its frequency, as will be described below.

Primary oscillator 110 contains a primary current source 122 which provides a primary current (denoted as  $I$ ) to node 123. Current 125 is provided to the source of MOSFET transistors 126 and 132. The drain of MOSFET transistor 126 is connected to the drain of an n-channel MOSFET transistor 128. The source of transistor 128 is grounded, while the gate of the transistor 128 is connected to its drain. The gate of the transistor 128 is also connected to the gate of an n-channel MOSFET transistor 130. The source of the transistor 130 is grounded while the drain is connected to the drain of the MOSFET transistor 132 at a node 131. Transistors 126, 128, 130 and 132 form a differential switch. The output of comparator 136 is connected to the gate of the transistor 132 and to an inverter 124. The output of inverter 124 is connected to the gate of transistor 126. The comparator 136 has an input which is connected to node 131 and to a capacitor 134. In combination, the transistors 126, 128, 130 and 132, capacitor 134, inverter 124, current source 122 and comparator 136 form an oscillator. The output of the comparator 136 is provided as an oscillator output OSC\_OUT 101 and is also used to drive the clock input of counter 140.

Counter 140 has a plurality of outputs Q1-Q3 (not shown) which are not used. The remaining outputs Q4-Q7 are connected to a digital-to-analog (D-to-A) converter 150, which may be implemented as a series of frequency jittering voltage sources or current sources. A Q4 output 155 is connected to the gate of a p-channel MOSFET transistor

PIF 00328

US 6,249,876 B1

5

154. A Q5 output 157 is connected to the gate of a p-channel MOSFET transistor 158. The Q6 output 163 is connected to the gate of a p-channel MOSFET transistor 162, and Q7 output 167 is connected to the gate of a p-channel MOSFET transistor 166. When D-to-A converter 150 is viewed as a plurality of current sources, the source of transistor 154 is connected to a filtering current source 152, which provides a current which is 1/4th of the current I generated by the current source 122. The source of MOSFET transistor 158 is connected to a current source 156 which provides a current that is 1/4th of the current I. The source of the MOSFET transistor 162 is connected to a filtering current source 160 which provides a current that is 1/4th of I. Finally, the source of the MOSFET transistor 166 is connected to a filtering current source 164 which provides a current that is 1/4th of the current I. The current sources 152, 156, 160 and 164 are binary-weighted, that is, the current source 164 provides twice the current provided by the current source 160, the current source 160 provides twice the current supplied by the current source 156 and the current source 156 provides twice the current provided by the current source 152.

Further, in one embodiment, the largest current source 164 may supply no more than 10% of the current I provided by the primary current source 122. The drain of transistors 154, 158, 162 and 166 are joined together such that the supplemental frequency filtering current sources of the D-to-A converter 150 can be provided to supplement the primary current source 122.

During operation, at every eight clock cycles, the counter output Q4 on line 155 changes state. Similarly, at every 16 clock cycles, the output Q5 on line 157 changes state and at every 32 clock cycles, the output Q6 on line 163 changes state, and every 64 clock cycles, the output Q7 on line 167 changes state. The entire counting cycle thereafter repeats itself.

Each time the output Q4 on line 155 is low, transistor 154 is turned on to inject current in the amount of 1/200 to node 123 so that the total current 125 is 1.0051. Similarly, each time that the output Q5 on line 157 is low, transistor 158 is turned on to inject current in the amount of 1/100 to node 123, so that the total current 125 is 1.011. Further, each time that output Q6 on line 163 is low, transistor 162 is turned on to inject current in the amount of 1/50 to node 123 so that the total current 125 is 1.021. Finally, each time that the output Q7 on line 167 is low, the transistor 166 is turned on to inject current in the amount of 1/25 to node 123 so that the total current 125 is 1.041.

Additionally, when combinations of outputs Q4-Q7 are turned on, the outputs of the respective current sources 152, 156, 160 and 164 are added to the output of current source 122 to vary the frequency of the primary oscillator 110. In this manner, counter 140 drives a plurality of current sources to inject additional current to the main current source 122 such that the frequency of the primary oscillator 110 is varied.

The filtering operation of the embodiment of FIG. 1 is further illustrated in a chart in FIG. 2. A normalized operating frequency is plotted on the y-axis while the counting cycle as shown by the counter outputs Q4-Q7 is plotted on the x-axis. As shown in FIG. 2, as the counter counts upward to the maximum count of 128, the peak switching frequency is achieved. This peak switching frequency is normalized to be about 1.075 times the base switching frequency. Further, on average, the switching frequency is between 1.03 and 1.04 times the base switching frequency. Thus, the embodiment of FIG. 1 deviates the switching frequency of the

6

oscillator within a narrow range. This deviation reduces EMI noise by spreading the energy over a wider frequency range than the bandwidth measured by the EMI test equipment such that the noise measured by the EMI test equipment is reduced considerably.

FIG. 3 shows an analog frequency filtering circuit. More details on the analog frequency filtering device are shown in co-pending U.S. application Ser. No. 09/080,774, entitled "OFFLINE CONVERTER WITH INTEGRATED SOFT START AND FREQUENCY JITTER," filed on May 18, 1998, the content of which is hereby incorporated by reference. In FIG. 3, the primary oscillator 110 provides an oscillator output on line OSC-OUT 101. An analog low frequency oscillator 405 is also provided. Primary oscillator 110 typically operates between a range of 30 to 300 kHz, while the low frequency oscillator 405 typically operates between a range of 5 Hz to 5 kHz. As discussed above, the switching frequency of the primary oscillator 110 is determined by the amount of current the primary oscillator uses to charge and discharge capacitor 134. The low frequency oscillator 405 varies this current within a narrow range to jitter the frequency of the primary oscillator 110.

The output of low frequency oscillator 405 is provided to a MOSFET transistor 505 connected to a resistor 510 and a current mirror including transistors 495 and 500. Transistor 500 is connected to node 123 so that extra current can be added to current source 122 leading the primary oscillator. In this manner, the frequency of the primary oscillator 110 is shifted around a narrow range to reduce the EMI noise.

FIG. 4 shows a more detailed implementation of FIG. 3. As shown therein, main oscillator 465 has a current source 470 that is mirrored by current mirror transistors 472 and 475. Main oscillator drive current 615 is provided to current source input 485 of oscillator 480. The magnitude of the current input into current source input 485 determines the frequency of the oscillation signal 415 provided by oscillator 480. In order to vary the frequency of the oscillation signal 415, an additional current source 495 is provided within the main oscillator 465. The current source 495 is mirrored by current source mirror 500.

The current provided by current source 495 is varied as follows. Frequency variation signal 400 is provided to the gate of main oscillator transistor 505. As the magnitude of frequency variation signal 400 increases, so does the voltage at the source of main oscillator transistor 505 due to the increasing voltage at the gate of the transistor 505 and the relatively constant voltage drop between the gate and source of the transistor 505. As the voltage at the source of transistor 505 increases, so does the current 604 flowing through the resistor 510. The current flowing through the resistor 510 is the same as the current flowing through additional current source 500 which mirrors transistor 495.

Since the frequency variation signal 400 is a triangular waveform having a fixed period, as shown, the magnitude of the current input by additional current source mirror 500 will vary linearly with the magnitude of the rising and falling edges of the frequency variation signal 400. If the frequency variation signal 400 is a ramp signal, the frequency will linearly rise to a peak and then fall to its lowest value. In this way, the current 615 provided to current source input 485 of the oscillator 480 is varied in a known fixed range that allows for an easy and accurate frequency spread of the high frequency current. Further, the variance of the frequency is determined by the magnitude of the current provided by current source mirror 500, which is a function of the resistance of the resistor 510.

PIF 00329

US 6,249,876 B1

7

Frequency variation circuit 485 includes a current source 525 that produces a fixed magnitude current 530 that determines the magnitude of the frequency of the frequency variation signal 400. Although the current 530 has a fixed magnitude, the frequency variation signal can be generated utilizing a variable magnitude current. If such variable current is generated, the frequency spread is not fixed in time but varies with the magnitude of current 530. The fixed magnitude current 530 is fed into first transistor 535, mirrored by second transistor 540 and third transistor 545. The frequency variation signal 400 is generated by the charging and discharging of the capacitor 550. Frequency variation circuit capacitor 550 has a relatively low capacitance, which allows for integration into a monolithic chip in one embodiment of low frequency oscillator 405. The frequency variation signal 400 is provided to upper limit comparator 555 and lower limit comparator 560. The output of upper limit comparator 555 will be high when the magnitude of the frequency variation signal 400 exceeds the upper threshold voltage on line 552 which is about 4.5 volts. The output of lower limit comparator 560 will be low when the magnitude of frequency variation signal 400 drops below lower threshold voltage on line 557 which is about 1.5 volts. The output of upper limit comparator 555 is provided to the frequency variation circuit inverter 565 the output of which is provided to the reset input of frequency variation circuit latch 570. The set input of frequency variation circuit latch 570 receives the output of lower limit comparator 560.

In operation, the output of lower limit comparator 560 will be maintained high for the majority of each cycle of frequency variation signal 400 because the magnitude of frequency variation signal will be maintained between the upper threshold on line 552, 4.5 volts, and lower threshold on line 557, 1.5 volts. The output of upper limit comparator 555 will be low until the magnitude of frequency variation signal 400 exceeds upper level threshold on line 552. This means that the next input will receive a high signal when the magnitude of the frequency variation signal 400 rises above the upper threshold signal on line 552.

The charge signal 575 output by frequency variation circuit latch 570 will be high until the frequency variation signal 400 exceeds the upper threshold limit signal on line 552. When the charge signal 575 is high, transistors 585 and 595 are turned off. By turning off transistors 585 and 595, current can flow into the capacitor 550, which steadily charges capacitor 550 and increases the magnitude of frequency variation signal 400. The current that flows into the capacitor 550 is derived from current source 525 because the current through transistor 598 is mirrored from transistor 588, which in turn is mirrored from transistor 535.

During power up, when power-up signal 420 is low, the output of inverter 605 is high, which turns on transistor 600, causing frequency variation signal 400 to go low. The frequency variation signal 400 starts from its lowest level to perform a soft start function during its first cycle of operation.

Referring to FIGS. 4 and 5, FIG. 5 shows the operation of the analog frequency jittering device of FIG. 4. In FIG. 5, a frequency variation signal 405 is provided to the main oscillator 465. The magnitude of the current 615 is approximately the magnitude of the frequency variation signal 405, less the threshold voltage of transistor 585, and divided by the resistance of the resistor 510 plus the magnitude of the current produced by the current source 475. The current 615 varies with the magnitude of the frequency variation signal 405. The variation of the current 615 in turn varies the frequency of the oscillator clock.

8

Referring now to FIG. 6, a switched mode power supply is shown. Direct current (DC) input voltage is provided to a Zener diode 912 which is connected to a diode 914. The diodes 912-914 together are connected in series across a primary winding of a transformer 920. A secondary winding 922 is magnetically coupled to the primary winding of transformer 920. One terminal of the secondary winding 922 is connected to a diode 930, whose output is provided to a capacitor 932. The junction between diode 930 and capacitor 932 is the positive terminal of the regulated output. The other terminal of capacitor 932 is connected to a second terminal of the secondary winding and is the negative terminal of the regulated output. A Zener diode 934 is connected to the positive terminal of the regulated output. The other end of Zener diode 934 is connected to a first end of a light emitting diode in an opto-isolator 944. A second end of the light-emitting diode is connected to the negative terminal of the regulated output. A resistor 936 is connected between the negative terminal of the regulated output and the first end of the light-emitting diode of opto-isolator 944. The collector of the opto-isolator 944 is connected to current source 172. The output of current source 172 is provided to the switching regulator logic 800.

Connected to the second primary winding terminal is the power transistor 208. Power transistor 208 is driven by the switching regulator logic 800. Switching regulator logic 800 receives a clock signal 101 from an oscillator 111. A counter 140 also receives the clock signal 101 from the primary oscillator 111. The outputs of counter 140 are provided to D-to-A converter 150, which is connected to oscillator 111 for jittering the oscillation frequency. Alternatively, in lieu of counter 140 and a D-to-A converter 150, an analog low frequency jittering oscillator may be used.

The foregoing disclosure and description of the invention are illustrative and explanatory thereof, and various changes in the size, shape, materials, components, circuit elements, wiring connections and contacts, as well as in the details of the illustrated circuitry and construction and method of operation may be made without departing from the spirit of the invention.

What is claimed is:

1. A digital frequency jittering circuit for varying the switching frequency of a power supply, comprising:
  - an oscillator for generating a signal having a switching frequency, the oscillator having a control input for varying the switching frequency;
  - a digital to analog converter coupled to the control input for varying the switching frequency; and
  - a counter coupled to the output of the oscillator and to the digital to analog converter, the counter causing the digital to analog converter to adjust the control input and to vary the switching frequency.
2. The circuit of claim 1, wherein the oscillator further comprises a primary current source coupled to the oscillator control input.
3. The circuit of claim 2, further comprising a differential switch, including:
  - first and second transistors coupled to the primary current source;
  - a third transistor coupled to the first transistor; and
  - a fourth transistor coupled to the second transistor at a junction.
4. The circuit of claim 3, further comprising a capacitor coupled to the junction.
5. The circuit of claim 3, further comprising one or more comparators coupled to the junction.

PIF 00330



US 6,249,876 B1

9

6. The circuit of claim 2, wherein the digital to analog converter has one or more secondary current sources.

7. The circuit of claim 6, further comprising a transistor coupled between each secondary current source and the counter.

8. The circuit of claim 6, wherein the primary current source generates a current  $I$  and each of the secondary current sources generates a current lower than  $I$ .

9. The circuit of claim 8, wherein the secondary current sources generate binary-weighted currents.

10. The circuit of claim 8, wherein the largest secondary current source generates a current which is less than about 0.1 of  $I$ .

11. A method for generating a switching frequency in a power conversion system, comprising:

generating a primary current;  
cycling one or more secondary current sources to generate a secondary current which varies over time; and  
combining the secondary current with the primary current to be received at a control input of an oscillator for generating a switching frequency which is varied over time.

12. The method of claim 11 further comprising the step of clocking a counter with the output of the oscillator.

13. The method of claim 11 wherein the primary current is generated by a current source.

14. The method of claim 11 wherein the primary current is  $I$  and each of the secondary current sources generates a supplemental current lower than  $I$ , and further comprising passing the supplemental current to the oscillator control input.

15. The method of claim 14 further comprising binary-weighting the supplemental current.

16. The method of claim 14 wherein the largest supplemental current is less than approximately 0.1 of  $I$ .

17. A method for generating a switching frequency in a power conversion system, comprising:

generating a primary voltage;  
cycling one or more secondary voltage sources to generate a secondary voltage which varies over time; and  
combining the secondary voltage with the primary voltage to be received at a control input of a voltage-controlled oscillator for generating a switching frequency which is varied over time.

18. The method of claim 17 further comprising clocking a counter with the output of the oscillator.

19. The method of claim 17 wherein the primary voltage is  $V$  and each of the secondary voltage sources generates a supplemental voltage lower than  $V$ , further comprising passing the supplemental voltage to the voltage-controlled oscillator.

20. The method of claim 19, wherein the supplemental voltage is binary-weighted.

21. A frequency filtering circuit for varying a power supply switching frequency, comprising:

an oscillator for generating a signal having a switching frequency, the oscillator having a control input for varying the switching frequency; and  
means coupled to the control input for varying the switching frequency, including:  
one or more current sources coupled to the control input; and  
a counter coupled to the output of the oscillator and to the one or more current sources.

22. The circuit of claim 21 wherein the oscillator further comprises:

10

a primary current source coupled to the control input; and  
a differential switch coupled to the primary source.

23. The circuit of claim 22 wherein the oscillator further comprises:

first and second transistors coupled to the primary current source;  
a third transistor coupled to the first transistor; and  
a fourth transistor coupled to the second transistor at a junction.

24. The circuit of claim 22 further comprising a capacitor and a comparator coupled to the junction.

25. The circuit of claim 22 wherein the primary current source generates a current  $I$  and each of said one or more current sources generates a current lower than  $I$ .

26. The circuit of claim 22 wherein the primary current source generates a current  $I$  and each of said one or more current sources generates a second current lower than the current  $I$ , further comprising a transistor coupled to each current source connected to the counter.

27. The circuit of claim 21 further comprising a transistor coupled to each current source and to the counter.

28. The circuit of claim 21 wherein the oscillator further comprises:

a primary voltage source coupled to the control input; and  
a differential switch coupled to the primary voltage source.

29. The circuit of claim 21 wherein the means for varying the frequency further comprises:

a capacitor; and  
a current source adapted to charge and discharge the capacitor.

30. The circuit of claim 29 further comprising:  
one or more comparators coupled to the capacitor; and  
means coupled to the capacitor for alternately charging and discharging the capacitor.

31. A power supply having a transformer coupled to an input voltage, the transformer having a primary winding, the power supply comprising:

an oscillator for generating a signal having a frequency, the oscillator having a control input for varying the frequency of the signal, the oscillator including:  
a primary current source coupled to the control input;  
a differential switch coupled to the primary current source;

a capacitor coupled to the differential switch; and  
a comparator coupled to the differential switch;

a digital to analog converter coupled to the control input, the digital to analog converter having one or more current sources, wherein the primary current source generates a current  $I$  and each of said one or more current sources generates a current lower than  $I$ ;

a counter coupled to the output of the oscillator and to the current sources of the digital to analog converter; and

a power transistor coupled to the oscillator and to one terminal of the primary winding, the power transistor modulating its output in providing a regulated power supply output.

32. A power supply having a transformer coupled to an input voltage, the transformer having a primary winding, the power supply comprising:

an oscillator for generating a signal having a frequency, the oscillator having a control input for varying the frequency of the signal, the oscillator including:

a primary current source coupled to the control input;  
a differential switch coupled to the primary current source;

PIF 00331

US 6,249,876 B1

11

a capacitor coupled to the differential switch; and  
a comparator coupled to the differential switch  
a circuit for varying the frequency, the circuit coupled to  
the control input, including:  
a capacitor;  
a current source adapted to charge and discharge the  
capacitor;  
one or more comparators coupled to the capacitor and  
coupled to the current source for alternately charging  
and discharging the capacitor; and

12

a power transistor coupled to the oscillator and to one  
terminal of the primary winding, the power transistor  
modulating its output in providing a regulated power  
supply output.

...

UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION

PATENT NO. : 6,249,876 B1  
DATED : June 19, 2001  
INVENTOR(S) : Balakrishnan et al.

Page 1 of 1

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 10.


Line 2, please insert -- current -- after "primary".

Line 3, please delete "wherein the oscillator further" and insert -- wherein the differential switch further --.

Signed and Sealed this

Nineteenth Day of February, 2002

Attest:



Attesting Officer

JAMES E. ROGAN  
Director of the United States Patent and Trademark Office

PIF 00333

**PX 2**





US0607851A

**United States Patent** (19)  
**Balakrishnan et al.**

(21) Patent Number: **6,107,851**  
 (45) Date of Patent: **Aug. 22, 2000**

[54] **OFFLINE CONVERTER WITH INTEGRATED  
 SOFTSTART AND FREQUENCY JITTER**

[75] Inventor: **Bala Balakrishnan; Alex Bjergstrom,**  
 both of Saratoga; **Leif Lund,** San Jose,  
 all of Calif.

[73] Assignor: **Power Integrations, Inc., Sunnyvale,**  
 Calif.

[21] Appl. No.: **09/060,774**

[22] Filed: **May 18, 1998**

[51] Int. Cl.<sup>7</sup> **H02K 1/017**

[52] U.S. Cl. **327/172; 327/531; 327/544**

[56] Field of Search **327/172, 173,**  
**327/174, 175, 176, 330, 531, 544**

[56] References Cited

#### U.S. PATENT DOCUMENTS

3,491,252	1/1970	Peterson	307/229
3,555,399	1/1971	Buchanan et al.	321/40
3,846,797	10/1974	Aggen et al.	321/2
3,914,224	10/1975	Dupich et al.	307/285
4,072,965	2/1978	Kondo	354/51
4,143,262	3/1978	Barnard, Jr. et al.	307/40
4,226,492	10/1979	de Souter et al.	363/64
4,226,498	10/1979	Chen et al.	323/49
4,655,334	1/1983	Slatt et al.	363/21
4,599,599	12/1983	Davidson	363/28
4,622,627	12/1984	Rockinger et al.	363/57
4,665,504	11/1987	Whitely	363/21
4,700,376	11/1987	Katzenbach	363/21
4,706,177	11/1987	Josephson	363/24
4,720,641	1/1988	Pala	307/18
4,725,769	2/1988	Cui et al.	323/283
4,734,809	3/1988	Darabid	363/16
4,739,482	4/1988	Farnsworth et al.	363/21
4,804,844	2/1989	Chyden et al.	323/241
4,809,548	2/1989	Bero	363/28
4,811,184	3/1989	Kovinsky et al.	363/17
4,814,674	3/1989	Wassily	318/254
4,854,084	3/1989	Starage	363/21
4,862,309	3/1989	Isao et al.	363/21
4,864,599	3/1989	Osaka et al.	363/49
4,870,553	3/1989	Whitely	363/21

4,887,199	12/1989	Whitely	363/49
4,894,497	12/1989	Dalshaus et al.	307/273
4,894,518	12/1989	Wyle	363/21
4,923,230	5/1990	Wyle	363/56
4,937,378	6/1990	Loonell	363/59

(List continued on next page.)

#### FOREIGN PATENT DOCUMENTS

WO 8301157	3/1983	European Pat. Off.	H02M 3/005
0 451 440 A1	5/1992	European Pat. Off.	H01L 21/40
0 484 766 A1	1/1994	European Pat. Off.	H01L 21/40
0 726 157 A1	10/1994	European Pat. Off.	H02M 1/12
0 748 491 A1	10/1994	European Pat. Off.	H02M 4/40
0 748 094 A1	12/1994	European Pat. Off.	H02M 3/00
0 748 005 A1	12/1994	European Pat. Off.	H02M 3/15
0 751 621 A1	1/1997	European Pat. Off.	H02K 1/216

#### OTHER PUBLICATIONS

R.S. Hoffman, Jr., Self-Generated Bias Supply, IBM Technical Disclosure Bulletin, vol. 20, No. 5, Oct. 1977, pp. 1814-1815.


(List continued on next page.)

Primary Examiner—Jeffrey Zwolsky  
 Attorney, Agent, or Firm—Shelton, Sokoloff, Taylor & Zafra, LLP.

#### [57] ABSTRACT

A pulse width modulated switch comprises a first terminal, a second terminal, and a switch that allows a signal to be transmitted between the first terminal and the second terminal according to a drive signal provided at a control input. The pulse width modulated switch also comprises a frequency variation circuit that provides a frequency variation signal and an oscillator that provides an oscillation signal having a frequency of the drive signal within a frequency range according to the frequency variation signal. The oscillator further provides a maximum duty cycle signal comprising a first state and a second state. The pulse width modulated switch further comprises a drive circuit that provides the drive signal when the maximum duty cycle signal is in the first state and a magnitude of the oscillation signal is below a variable threshold level.

18 Claims, 9 Drawing Sheets



PIF 00082

6,107,851

Page 2

## U.S. PATENT DOCUMENTS

5,940,900	7/1999	Cashell, Jr.	363/97
5,952,491	4/1999	Hyndes	363/97
5,954,178	5/1999	Bakshian	363/99
5,954,871	7/1999	Onizawa et al.	363/15
5,942,956	8/1999	Makino	363/20
5,972,303	12/1999	Talbot	363/20
5,986,364	2/2000	Lipold et al.	363/18
5,946,304	9/1999	Bell et al.	363/16
5,944,080	11/1999	Bakshian	363/44
5,977,608	1/2000	Mangos	363/91
5,908,846	4/1999	Schmitt et al.	363/99
5,997,864	3/1999	Scho et al.	363/28
5,933,381	5/1999	Bakshian	363/47
5,994,077	2/2000	Cotter et al.	363/94
5,932,185	9/1999	Lahr et al.	363/28
5,464,303	10/1999	Loren et al.	323/222
5,481,178	1/1999	Waters et al.	323/287
5,508,682	4/1999	Hoagston et al.	323/222
5,528,136	6/1999	Marty et al.	323/010
5,552,746	9/1999	Dunstone	323/422
5,563,534	10/1999	Bass et al.	323/77
5,568,984	10/1999	McClure et al.	323/538
5,570,857	10/1999	Palmer	323/645
5,572,154	11/1999	Shen et al.	323/049
5,617,816	4/2000	Shen et al.	323/049
5,619,403	4/1997	McClure et al.	363/21
5,628,629	4/1997	Hannigan et al.	363/56
5,440,317	6/1997	Lee	363/99

## OTHER PUBLICATIONS

H. S. Hoffman, Jr. et al, Proportional Drive Supply with Division Control, IBM Technical Disclosure Bulletin, vol. 21, No. 12, May 1979, pp. 4904-4905.

A. Halperin, "Primary Regulated Dual Power Supply", IBM Technical Disclosure Bulletin, vol. 21, No. 10, Mar. 1979, pp. 4299-4300.

"S-W dc-dc converters aim at telecom applications", Electronic Design vol. 31, No. 15, Jul. 21, 1983, pp. 221.

"Combined Switch-Made Power Amplifier and Supply", IBM Technical Disclosure Bulletin, vol. 28, No. 3, Aug. 1985, pp. 1153-1155.

R. Buckner, et al, "Optimizing Converter Design and Performance Utilizing Micro Controller System Feedback Control", Proceedings of Powercon 6, 15-2, 1981, pp. 1-10.

B. Pelly et al, OPower MOSFETs take the load off switching supply design, Electronic Design, Feb. 1983, pp. 135-139.

D. Aziz et al, Flyback on Card Power Supply, IBM Technical Disclosure Bulletin, vol. 23, No. 4, Sep. 1980, pp. 1477-1478.

A.J. Bowen et al, Power Supply with Optical Isolator, IBM Technical Disclosure Bulletin vol. 14, No. 11, Apr. 1972, pp. 5320.

"Off-Line Power Supply Control Techniques Using a Single Transformer to Feed Back Three Control Signals", IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990, pp. 272-273.


PIF 00083

**U.S. Patent**

**Aug. 22, 2000**

**Sheet 1 of 9**

**6,107,851**



**PIF 00084**


U.S. Patent

Aug. 22, 2006


Sheet 2 of 9

6,107,851

Fig. 2



PIF 00085



**Fig. 3**

U.S. Patent

Aug. 22, 2000

Sheet 4 of 9

6,107,851




Fig. 4

PIF 00087

U.S. Patent

Aug. 22, 2000

Sheet 5 of 9

6,107,851




Fig. 5


PIF 00088

**U.S. Patent**

**Aug. 22, 2008**

**Sheet 6 of 9**

**6,107,851**



**Fig. 6**

**PIF 00089**




U.S. Patent

Aug. 22, 2000

Sheet 7 of 9

6,107,851




PIF 00090

**U.S. Patent**

**AUG. 22, 2000**

**Sheet 8 of 9**

**6,107,851**



**Fig. 8**

**PIF 00091**

U.S. Patent

Aug. 22, 2000

Sheet 9 of 9

6,107,851




Fig. 9

PIF 00092

6,107,851

# OFFLINE CONVERTER WITH INTEGRATED SOFTSTART AND FREQUENCY RITTER

## BACKGROUND

### 1. Field of the Invention

The field of the present invention pertains to the field of power supplies and among other things to the regulation of power supplies.

### 2. Background of the Invention

Power supplies that convert an AC mains voltage to a DC voltage for use by integrated electronic devices, amongst other devices, are known. The power supplies are required to maintain the output voltage, current or power within a regulated range for efficient and safe operation of the electronic device. Switches that operate according to a pulse width modulated control to maintain the output voltage, current, or power of the power supply within a regulated range are also known. These switches utilize an oscillator and related circuitry to vary the switching frequency of operation of the switch, and therefore regulate the power, current or voltage that is supplied by the power supply.

A problem with utilizing pulse width modulated switches is that they operate at a relatively high frequency compared to the frequency of the AC mains voltage, which results in a high frequency signal being generated by the power supply. This high frequency signal is injected back into the AC mains input and becomes a component of the AC mains signal. The high frequency signals are also radiated by the power supply as electromagnetic waves. These high frequency signals add to the Electromagnetic Interference (EMI) of the power supply, and in fact are the largest contributors to the EMI of the power supply. The EMI generated by the power supply can cause problems for communications devices in the vicinity of the power supply and the high frequency signal which becomes a component of the AC mains signal will be provided to other devices in the power grid which also causes noise problems for those devices. Further, the radiated EMI by the power supply can interfere with radio and television transmissions that are transmitted over the air by various entities.

To combat the problem of EMI, various specifications have been developed by the Federal Communications Commission (FCC) in the United States and the European Community (EC) have established specifications that specify the maximum amount of EMI that can be produced by classes of electronic devices. Since power supplies generate a major component of the EMI for electronic devices, an important step in designing a power supply is minimizing the EMI provided by the power supply to levels within the acceptable limits of the various standards. Since, a power supply can be utilized in many different countries of the world, the EMI produced should be within the most stringent limits worldwide to allow for maximum utilization of the power supply.

A known way of minimizing the EMI provided by the power supply is by adding an EMI filter to the input of the power supply. An EMI filter generally utilizes at least one inductor, capacitor and resistor in combination. However, the greater EMI produced by the power supply the larger the components that are utilized as part of the EMI filter. The cost of the EMI filter is in large part determined by the size of the inductor and capacitor utilized. The larger the components, the higher the cost of the power supply. Further, simply utilizing an EMI filter does not address the radiated EMI.

Another problem associated with pulse width modulated switches results from operation of the power supply at start

up. At start up, the voltage, current and power at the output of the power supply will essentially be zero. The pulse width modulated switch will then conduct for the maximum possible amount of time in each cycle of operation. The result of this is a maximum inrush current into the power supply. The maximum inrush current is greater than the current that is utilized during normal operation of the power supply. The maximum inrush current stresses the components of power supply and switch. Stress is specifically a problem for the switch, or transistor, the transformer of the power supply, and the secondary side components of the power supply. The stress caused by the maximum inrush current decreases the overall life of the power supply and increases the cost of the power supply because the maximum rating of the components used in the power supply to not stressed from the inrush currents will be greater than the maximum rating required for normal operation.

Further, when the pulse width modulated switch conducts for the maximum possible amount of time in each cycle of operation the voltage, current and power at the output of the power supply rise rapidly. Since the feedback circuit of the power supply often does not respond as fast as the operating frequency of the switch, the rapid rise of the voltage, current and power will often result in an overshoot of the maximum voltage in the regulation range which will cause damage to the device being supplied power by the power supply.

Referring to FIG. 1 a known power supply that attempts to minimize EMI and reduce starting stress is depicted. A rectifier 10 rectifies the filtered AC mains voltage 5, from EMI filter 120, input by the AC mains to generate a rectified voltage 15. Power supply capacitor 20 then generates a substantially DC voltage with a ripple component. The rectified voltage 15 with ripple component is provided to the primary winding 35 of transformer 40 that is used to provide power to secondary winding 45. The output of secondary winding 45 is provided to secondary rectifier 50 and secondary capacitor 55 that provide a secondary DC voltage 60 at the power supply output 65 to the device that is coupled to the power supply.

In order to maintain the secondary DC voltage within a regulated range a feedback loop including an optocoupler 70, zener diode 75 and a feedback resistor 80 provides a signal indicative of the voltage at the power supply output 65 to feedback pin 85 of pulse width modulated switch 90. The voltage magnitude at the feedback terminal is utilized to vary the duty cycle of a switch coupled between the drive terminal 95 and common terminal 100 of the pulse width modulated switch 90. By varying the duty cycle of the switch the average current flowing through the primary winding and therefore the energy stored by the transformer 40 which in turn controls the power supplied to the power supply output 65 is kept within the regulated range. A compensation circuit 105 is coupled to the feedback pin 85 in order to lower the bandwidth of the frequency of operation of the pulse width modulator.

Inrush currents are minimized at start up by use of soft start capacitor 110. Soft start functionality is termed to be a functionality that reduces the inrush currents at start up. At this instant a current begins to flow through feedback resistor 80 and thereby into soft start capacitor 110. As the voltage of soft start capacitor 110 increases slowly, current will flow through light emitting diode 115 of optocoupler 70 thereby controlling the duty cycle of the switch. Once the voltage of the soft start capacitor 110 reaches the reverse breakdown voltage of zener diode 75 current will flow through zener diode 75. The approach described above will reduce the inrush currents into the power supply, however,

PIF 00093

6,107,851

3  
 It will be several cycles before the light-emitting diode 115 will begin conducting. During the several cycles, the maximum forward current will still flow through the primary winding and other secondary side components. During these cycles the transformer may saturate, and therefore the transformer may have to be designed utilizing a higher core size than would be required for normal operation even with the use of soft start capacitor as in FIG. 1.

To reduce the EMI output by the power supply an EMI filter 120 is utilized. Additionally, pulse width modulated switch 90 is coupled with frequency oscillation terminals 125 and 130. Frequency oscillation terminal 125 and 130 receive a filter output 135 that varies according to the ripple component of substantially DC voltage 15. The filter output 135 is used to vary the frequency of the saw-toothed waveform generated by the oscillator contained in the pulse width modulated switch 90. The saw toothed waveform generated by the oscillator is compared to the feedback provided at the feedback pin 85. As the frequency of the saw toothed waveform varies, so will the switching frequency of the switch coupled between the drain and common terminal. This allows the switching frequency of the switch to be spread over a larger bandwidth, which minimizes the peak value of the EMI generated by the power supply at each frequency. By reducing the EMI the ability to comply with government standards is increased, because the government standards specify quasi-peak and average values at given frequency levels. Varying the frequency of operation of the pulse width modulated switch by varying the oscillation frequency of the oscillator is referred to as frequency jitter.

A problem associated with the EMI reduction scheme described with respect to FIG. 1 is that the ripple component will have variations due to variations in the line voltage and output load. Additionally, since the ripple may vary, design and the component value of EMI resistor 140 is difficult to determine and correspondingly design of the power supply becomes problematic.

#### SUMMARY OF THE INVENTION

In one embodiment the present invention comprises a pulse width modulated switch comprising a switch that allows a signal to be transmitted between a first terminal and a second terminal according to a drive signal. The pulse width modulated switch also comprises a frequency variation circuit that provides a frequency variation signal and an oscillator that provides an oscillation signal having a frequency that varies within a frequency range according to the frequency variation signal. The oscillator further provides a maximum duty cycle signal comprising a first state and a second state. The pulse width modulated switch further comprises a drive circuit that provides the drive signal when the maximum duty cycle signal is in the first state and a magnitude of the oscillation signal is below a variable threshold level.

Another embodiment of the present invention comprises a pulse width modulated switch comprising a switch comprising a control input, the switch allowing a signal to be transmitted between a first terminal and a second terminal according to a drive signal. The pulse width modulated switch also comprises an oscillator that provides a maximum duty cycle signal comprising an on-state and an off-state, a drive circuit that provides the drive signal, and a soft start circuit that provides a signal instructing and drive circuit to disable the drive signal during at least a portion of said on-state of the maximum duty cycle.

In an alternate embodiment the present invention comprises a regulation circuit comprising a switch that allows a

4  
 signal to be transmitted between a first terminal and a second terminal according to a drive signal, a drive circuit that provides the drive signal and a soft start circuit that provides a signal instructing the drive circuit to disable the drive signal.

In yet another embodiment the present invention comprises a regulation circuit comprising a switch that allows a signal to be transmitted between a first terminal and a second terminal according to a drive signal, a frequency variation circuit that provides a frequency variation signal, and a drive circuit that provides a drive signal for a maximum time period of a time duration cycle. The time duration of the cycle varies according to the frequency variation signal.

In the above referenced embodiments the pulse width modulated switch or regulation circuit may comprise a nonvolatile device.

An object of an aspect of the present invention is directed to a pulse width modulated switch that has integrated soft start capabilities.

Another object of an aspect of the present invention is directed toward a pulse width modulated switch that has integrated frequency variation capabilities.

Yet another object of an aspect of the present invention is directed toward a pulse width modulated switch that has integrated frequency variation capabilities and integrated soft start capabilities.

A further object of an aspect of the present invention is directed toward a low cost regulated power supply that has both soft start and frequency variation capabilities.

This and other objects and aspects of the present invention are taught, depicted and described in the drawings and the description of the invention contained herein.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a known power supply utilizing a pulse width modulated switch, and external soft start, and frequency filter functionally.

FIG. 2 is a presently preferred power supply utilizing a pulse width modulated switch according to the present invention.

FIG. 3 is a presently preferred pulse width modulated switch according to the present invention.

FIG. 4 is a timing diagram of the soft start operation of the presently preferred pulse width modulated switch according to the present invention.

FIG. 5 is a timing diagram of the frequency filter operation of the presently preferred pulse width modulated switch according to the present invention.

FIG. 6 is an alternate presently preferred pulse width modulated switch according to the present invention.

FIG. 7 is a timing diagram of the operation of the alternate presently preferred pulse width modulated switch of FIG. 6 according to the present invention.

FIG. 8 is a presently preferred power supply utilizing a regulation circuit according to the present invention.

FIG. 9 is a presently preferred regulation circuit according to the present invention.

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to FIG. 2, EMI filter 200 is coupled to an AC mains voltage 205. The AC mains voltage 205 is rectified by rectifier 210. The rectified voltage 215 is provided to power

PIF 00094

6,107,831

5

supply capacitor 228 which provides a substantially DC voltage 225. The substantially DC voltage 225 is provided to the primary winding 230 of transformer 233 which stores the energy provided to the primary winding 230. When the primary winding 230 is no longer receiving energy, energy is delivered by the transformer 233 to the secondary winding 240. The voltage induced across the secondary winding 240 is rectified by rectifier 245 and then transformed into secondary substantially DC voltage 248 by secondary capacitor 260 and provided to the power supply output 267.

Energy is no longer provided to the primary winding 230 when the pulse width modulated switch 262, which is coupled to the primary winding 230, ceases conduction. Pulse width modulated switch 262 is a switch that is controlled by a pulse width modulated signal. Pulse width modulated switch 262 conducts and ceases conduction according to a duty cycle, that is in part determined by feedback from the power supply output 267. Pulse width modulated switch 262 is a switch that operates according to pulse width modulated control. Feedback to the pulse width modulated switch 262 is accomplished by utilization of feedback circuit 270, which is presently preferred to comprise a zener diode 275 in series with a resistor 280 and optocoupler 285. Optocoupler 285 provides a feedback current 290 to feedback terminal 295 of pulse width modulated switch 262. The feedback current is utilized to vary the duty cycle of a switch coupled between the first terminal 300 and second terminal 305 and thus regulate the output voltage, current or power of the power supply.

Although, it is presently preferred that the output voltage is utilized for feedback, the present invention is also capable of utilizing either the current or power at the power supply output 267 without departing from the spirit and scope of the present invention.

A portion of the current supplied at the feedback terminal 295 is utilized to supply bias power for operation of the pulse width modulated switch 262. The remainder of the current input at the feedback terminal 295 is utilized to control the duty cycle of the pulse width modulated switch 262, with the duty cycle being inversely proportional to the feedback current.

A bias winding 310 is utilized to bias optocoupler 285 so that a feedback current can flow when light emitting diode 315 of optocoupler 285 conducts. The power supplied by the bias winding 310 is also used to charge pulse width modulation capacitor 330, the energy from which is utilized to power the pulse width modulated switch 262.

Overvoltage protection circuit 335 is utilized to prevent overvoltages from propagating through to the transformer 233.

Pulse width modulated switch 262 is supplied power during start up of the power supply by current flowing into the first terminal 300. An embodiment of one type of apparatus and method for designing a configuration for providing power to pulse width modulated switch through first terminal 300 is disclosed in commonly owned U.S. Pat. No. 5,014,178 which is incorporated herein by reference in its entirety.

The drain terminal 300, source terminal 305 and feedback terminal 295 are the electrical input and/or output points of the pulse width modulated switch 262. They need not be part of a monolithic device or integrated circuit, unless the pulse width modulated switch 262 is implemented utilizing a monolithic device or integrated circuit.

Pulse width modulated switch 262 also may have soft start capabilities. When the device to which the power

6

supply is coupled is switched on, a power up signal is generated within the internal circuitry of pulse width modulated switch 262. The power up signal is used to trigger soft start circuitry that adjusts the duty cycle of the switch that operates within the pulse width modulated switch 262 for a predetermined period of time, which is presently preferred to be ten (10) milliseconds. Once soft start operation is completed, pulse width modulated switch 262 operates according to its regular duty cycle.

Alternatively, or in addition to soft start functionality, pulse width modulated switch 262 may also have frequency filter functionality. That is, the switching frequency of the pulse width modulated switch 262 varies according to an internal frequency variation signal. This has an advantage over the frequency filter operation of FIG. 1 in that the frequency range of the presently preferred pulse width modulated switch 262 is known and fixed, and is not subject to the line voltage or load magnitude variation. At low powers, there has been approximately ten (10) watts, the common mode choke which is often utilized as part of the EMI filter 120 can be replaced with inductors or resistors.

As can be seen when comparing the power supply of FIG. 1 to that of FIG. 2 the number of components utilized is reduced. This reduces the overall cost of the power supply as well as reducing its size.

Referring to FIG. 3, frequency variation signal 400 is utilized by the pulse width modulated switch 262 to vary its switching frequency within a frequency range. The frequency variation signal 400 is provided by frequency variation circuit 405, which preferably comprises an oscillator that operates at a lower frequency than main oscillator 455. The frequency variation signal 400 is presently preferred to be a triangular waveform that preferably oscillates between four point five (4.5) volts and one point five (1.5) volts. Although the presently preferred frequency variation signal 400 is a triangular waveform, alternate frequency variation signals such as ramp signals, counter output signals or other signals that vary in magnitude during a fixed period of time may be utilized as the frequency variation signal.

The frequency variation signal 400 is provided to soft start circuit 410. During operation soft start circuit 410 is also provided with pulse width modulation frequency signal 415 and power up signal 420. Soft start enable signal 421 goes high at power up and remains high until oscillator signal 450 reaches its peak value for the first time. Soft start circuit 410 will provide a signal to output 425 to reset latch 430 thereby deactivating conduction by the switch 435, which is presently preferred to be a MOSFET. Soft start circuit 410 will instruct switch 435 to cease conduction when the soft start enable signal 421 is provided and the magnitude of the frequency variation signal 400 is less than the magnitude of pulse width modulation signal 415. In other words, start up circuit 410 will allow the switch 435 to conduct as long as soft start enable signal is high and the magnitude of the pulse width modulation signal 415 is below the magnitude of frequency variation signal 400 as depicted in FIG. 4. In this way, the turn current at startup will be limited for all cycles of operation, including the first cycle. By limiting the turn current during all cycles of startup operation, the maximum current through each of the components of the power supply is reduced and the maximum current rating of each component can be decreased. The reduction in the ratings of the components reduces the cost of the power supply. Soft start signal 440 will no longer be provided by the frequency variation circuit 405 when the frequency variation signal 400 reaches its peak magnitude.

Operation of soft start circuit 410 will now be explained. Soft start circuit 410 comprises a soft start latch 450 that at

PIF 00095

6,107,851

7  
 its set input receives the power up signal 429 and its reset input receives the soft start signal 448. Soft start enable signal 421 is provided to one input of soft start and-gate 435 while the other input of soft start and-gate 435 is provided with an output from soft start comparator 468. The output of soft start comparator 468 will be high when the magnitude of frequency variation signal 400 is less than the magnitude of pulse width modulation oscillation signal 415.

The pulse width modulated switch 262 depicted in FIG. 3 also has frequency jitter functionality to help reduce the EMI generated by the power supply and pulse width modulated switch 262. Operation of the frequency jitter functionality will now be explained. Main oscillator 463 has a current source 478 that is mirrored by mirror current source 479. Main oscillator drive current 615 is provided to the current source input 485 of PWM oscillator 480. The magnitude of the current input into current source input 485 of PWM oscillator 480 determines the frequency of the pulse width modulation oscillation signal 415 which is provided by PWM oscillator 480. In order to vary the frequency of pulse width modulation oscillation signal 415, an additional current source 495 is provided within main oscillator 463. The additional current source 495 is mirrored by additional current source mirror 500. The current provided by additional current source 495 is varied as follows. Frequency variation signal 400 is provided to the gate of main oscillator transistor 505. As the magnitude of frequency variation signal 400 increases so does the voltage at the source of main oscillator transistor 505, due to the increasing voltage at the gate of main oscillator transistor and the relatively constant voltage drop between the gate and source of the main oscillator transistor 505. As the voltage at the source of main oscillator transistor 505 increases so does the current flowing through the main oscillator transistor 510. The current flowing through main oscillator transistor 510 is the same as the current flowing through additional current source 495 which is mirrored by additional current source mirror 500. Since the presently preferred frequency variation signal 400 is a triangular waveform having a fixed period, the magnitude of the current input by additional current source mirror 500 will vary linearly with the magnitude of the rising and falling edges of the frequency variation signal 400. If the frequency variation signal 400 is a ramp signal, the frequency would linearly rise to a peak and then immediately fall to its lowest value. In this way, the current provided to current source input 485 of PWM oscillator 480 is varied in a known fixed range that allows for easy and accurate frequency spread of the high frequency current generated by the pulse width modulated switch. Further, the variance of the frequency is determined by the magnitude of the current provided by additional current source mirror 500, which is in turn a function of the magnitude of main oscillator voltage 510.

Frequency variation circuit 493 includes a current source 525 that provides a fixed magnitude current 530 that determines the magnitude of the frequency of the frequency variation signal 400. Although the presently preferred current 530 has a fixed magnitude, the frequency variation signal can be generated utilizing a variable magnitude current. If a variable current is generated the frequency spread would not be fixed in time but would vary with the magnitude of current 530. The fixed magnitude current 530 is fed into first transistor 535, mirrored by second transistor 540 and fed into third transistor 545. The frequency variation signal 400 is generated by the charging and discharging of frequency variation circuit capacitor 550. Frequency variation circuit capacitor 550 is presently preferred to have

8  
 a relatively low capacitance, which allows for integration into a monolithic chip in one embodiment of the pulse width modulated switch 262. The frequency variation signal 400 is provided to upper limit comparator 555 and lower limit comparator 560. The output of upper limit comparator 555 will be high when the magnitude of the frequency variation signal 400 exceeds the upper threshold voltage 552 which is presently preferred to be five point five (4.5) volts. The output of lower limit comparator 560 will be high when the magnitude of frequency variation signal 400 exceeds lower threshold voltage 557 which is presently preferred to be one point five volts (1.5) volts. The output of upper limit comparator 555 is provided to the frequency variation circuit inverter 565 the output of which is provided to the reset input of frequency variation circuit latch 570. The set input of frequency variation circuit latch 570 receives the output of frequency variation circuit inverter 570. In operation, the output of lower limit comparator 560 will be maintained high for the majority of each cycle of frequency variation signal 400 because the magnitude of frequency variation signal will be maintained between upper threshold 552, 4.5 volts, and the lower threshold 557, 1.5 volts. The output of upper limit comparator 555 will be low until the magnitude of frequency variation signal 400 exceeds upper level threshold 552. This means that the reset input will receive a high signal until the magnitude of the frequency variation signal 400 rises above the upper threshold signal 552.

The charge signal 575 output by frequency variation circuit latch 570 will be high until the frequency variation signal 400 exceeds the upper threshold limit signal 552. When the charge signal 575 is high, transistors 585 and 590 are turned off. By turning off transistors 585 and 590 current can flow into frequency variation circuit capacitor 550, which steadily changes frequency variation circuit capacitor 550 and increases the magnitude of frequency variation signal 400. The current that flows into frequency variation circuit capacitor 550 is derived from current source 525 because the current through transistor 590 is mirrored from transistor 580, which is mirrored from transistor 535.

During power up, when power-up signal 429 is low, the output of inverter 605 is high which turns on transistor 600 causing frequency variation signal 400 to go low. The frequency variation signal 400 is presently preferred to start from its lowest level to perform the soft start function during its first cycle of operation.

Steady-state operation of the pulse width modulated switch 262, i.e., non start up operation, will now be described. PWM oscillator 480 provides pulse width modulation oscillation signal 415 to pulse width modulation comparator 609, the output of which will be high when the magnitude of pulse width modulation signal 415 is greater than the magnitude of a feedback signal 294 which is a function of the input provided at feedback terminal 293. When the output of pulse width modulation comparator 609 is high or-gate 425 is triggered to go high, which in turn sends pulse width modulation latch 430, removing the no signal from the control input of switch 615, thereby turning off switch 435. Pulse width modulator latch 430 is set by clock signal 603, which is provided at the beginning of each cycle of pulse width modulation oscillator 480. Drive circuit 615, which is presently preferred to be an and-gate, receives the output of pulse width modulation latch 430, power up signal 429, and maximum duty cycle signal 607. As long as each one of the signals is high, drive signal 610 is provided to the gate of MOSFET 435, which is coupled between first terminal 360 and second terminal 365 of the pulse width modulated switch 262. When any of the output of pulse

PIF 00096

6,107,851.

9

with modulation latch 436, power up signal 428, or modulated duty cycle signal 437 goes low drive signal 418 is no longer provided and switch 435 ceases conduction.

Referring to FIG. 4, frequency variation signal 400 preferably has a period, which is greater than that of pulse width modulated oscillation signal 415. The presently preferred period for frequency variation signal 400 is twenty (20) milliseconds, in order to allow for a smooth start up period which is sufficiently longer than the period of pulse width modulated signal 415 which is presently preferred to be ten (10) milliseconds. Drive signal 418 will be provided only when the magnitude of pulse width modulated signal 415 is less than the magnitude of frequency variation signal 400. Further, frequency variation signal 400 will be preferably initiated starting from low voltage when power up signal 428 is provided.

Referring to FIG. 5, frequency variation signal 400 which is presently preferred to have a constant period is provided to the main oscillator 465. The magnitude of the pulse width modulator current 615 will approximately be the magnitude of frequency variation signal 400 divided by the capacitance of capacitor 519 plus the magnitude of the current produced by current source 470. In this way the pulse width modulator current 615 will vary with the magnitude of the frequency variation signal 400. The result is that the frequency of pulse width modulation signal is varied according to the magnitude of this current. It is presently preferred that the pulse width modulator current source produces a constant current having a magnitude of twelve point one (12.1) microamperes, and that frequency variation signal induced current 617 varies between zero (0) and eight hundred (800) microamperes. Thereby speeding the frequency of operation of the pulse width modulation oscillator 400 and reducing the average magnitude and the quasi-peak magnitude at all frequency levels of the EMI generated by the power supply.

Referring to FIG. 6, as alternates presently preferred pulse width modulated switch 263 includes all of the same components as described with respect to FIG. 3. In addition to these components, a second frequency variation circuit current source 608 and transistor 635 are added to the frequency variation circuit 403. Transistor 635 is activated only when the output of soft start latch 436 goes low. When transistor 635 is activated the current provided to the frequency variation circuit 403 increases as does the frequency of frequency variation signal 400. However, transistor 635 will only be turned on when the output of soft start latch 436 goes low, i.e. when the magnitude of frequency variation signal 400 first reaches the upper threshold after power up. The period of frequency variation signal 400 will then increase after its first half cycle. This will decrease the period of the cycle during which the frequency is spread, without decreasing the frequency range. The benefit of the decreased cycle period will further decrease the quasi-peak levels of the EMI due to spreading less time at each frequency level.

Referring to FIG. 7, operation of the frequency variation circuit 403 of FIG. 6 is depicted. Frequency variation signal 400 will preferably have a period of ten (10) milliseconds for its first half cycle. After that, when the transistor 635 is turned on the period is preferably decreased to five (5) milliseconds. Pulse width modulated switch 263 is presently preferred to be a MOSFET device.

Referring to FIG. 8, a power supply comprises a bridge rectifier 730 that rectifies input AC mains voltage. Power supply capacitor 728 charges with the rectified AC mains voltage to maintain an input DC voltage 725. A presently

10

preferred range for input DC voltage 725 is approximately one hundred (100) to four hundred (400) volts to allow for operation based upon worldwide AC mains voltage which range between eighty five (85) and two hundred sixty five (265) volts. The presently preferred power supply also includes a passive filter component 719 which in combination with capacitor 729 reduces the harmonic current injected back into the power grid. Transformer 730 includes a primary winding 740 magnetically coupled to secondary winding 750. The secondary winding 750 is coupled to a diode 760 that is designed to prevent current flow in the secondary winding 750 when the regulation circuit 830 is conducting (on-state). A capacitor 770 is coupled to the diode 760 in order to maintain a continuous voltage on a load 780 which has a feedback circuit coupled to it. A presently preferred feedback circuit comprises an optocoupler 800 and a zener diode 820. The output of optocoupler 800 is coupled to the feedback terminal 825 of regulation circuit 830. The presently preferred regulation circuit 830 switches on and off at a duty cycle that is constant at a given input DC voltage 725. A regulation circuit power supply bypass capacitor 840 is coupled to and supplies power to regulation circuit 830 when the regulation circuit 830 is in the on-state.

Operation of the power supply will now be described. An AC mains voltage is input through EMI filter 700 into bridge rectifier 710 which provides a rectified signal to power supply capacitor 728 that provides input DC voltage 725 to primary winding 740. Regulation circuit 830, which preferably operates at a constant frequency and about constant duty cycle at a given input DC voltage 725, allows current to flow through primary winding 740 during its on state of each switching cycle and acts as open circuit in its off state. When current flows through primary winding 740 transformer 730 is storing energy, when no current is flowing through primary winding 740 any energy stored in transformer 730 is delivered to secondary winding 750. Secondary winding 750 then provides the energy to capacitor 770. Capacitor 770 delivers power to the load 780. The voltage across the load 780 will vary depending on the amount of energy stored in the transformer 730 in each switching cycle which is in turn dependent on the length of time current is flowing through primary winding 740 in each switching cycle which is presently preferred to be constant at a given input DC voltage 725. The presently preferred regulation circuit 830 allows the voltage delivered to the load to be maintained at a constant level.

It is presently preferred that the sum of the voltage drop across optocoupler 800 and the reverse break down voltage of zener diode 820 is approximately equal to the desired threshold level. When the voltage across the load 780 reaches the threshold level, current begins to flow through the optocoupler 800 and zener diode 820 that in turn is used to disable the regulation circuit 830. Whenever regulation circuit 830 is in the off-state the regulation circuit power supply bypass capacitor 840 is charged to the operating supply voltage, which is presently preferred to be five point seven (5.7) volts by allowing a small current to flow from bypass terminal 865 to the regulation circuit power supply bypass capacitor 840. Regulation circuit power supply bypass capacitor 840 is used to supply power to operate regulation circuit 830 when it is in the on-state.

When the regulation circuit 830 is disabled, an open circuit condition is created in primary winding 740 and transformer 730 does not store energy. The energy stored in the transformer 730 from the last cycle of regulation circuit 830 is then delivered to secondary winding 750 which in turn supplies power to the load 780. Once the secondary

PIF 00097



6,107,851

11

energy in transformer 730 is delivered to the load 750 the voltage of the load 750 will decrease. When the voltage at the load 750 decreases below the threshold level, current ceases to flow through optocoupler 800 and regulation circuit 830 resumes operation either instantaneously or

smoothly instantaneously. The present preferred regulation circuit 830 has a current limit feature. The current limit turns off the regulation circuit 830 when the current flowing through the regulation circuit 830 rises above a current threshold level. In this way regulation circuit 830 can react quickly to changes such as AC ripple that occur in the rectified AC mains voltage, and prevents the propagation of the voltage changes to the load. The current limit increases the responsiveness of the regulation circuit to input voltage changes and delivers constant power output independent of the AC mains input voltage.

Although the present preferred power supply of FIG. 8 utilizes current mode regulation and a feedback circuit that includes an optocoupler and zener diode, the present invention is not to be construed as to be limited to such a feedback method or circuit. Either current or voltage mode regulation may be utilized by the present invention without departing from the spirit and scope of the present invention so long as a signal indicative of the power supplied to the load is supplied to the feedback terminal 825 of the regulation circuit 830. Additionally, although the present preferred power supplies both utilize an optocoupler and zener diode as part of feedback circuit, other feedback circuits may be utilized by the present invention without departing from the spirit and scope of the present invention.

Regulation circuit 830 also may have integrated soft start capabilities. When the device to which the power supply is coupled is switched on, a power up signal is generated within the internal circuitry of regulation circuit 830. A power up signal is used to trigger soft start circuitry that reduces the duty cycle of the switch that operates within the pulse width modulated switch 243 for a predetermined period of time, which is presently preferred to be ten (10) milliseconds. Once soft start operation is completed, regulation circuit 830 operates according to its regular duty cycle.

Alternatively, or in addition to soft start functionality, regulation circuit 830 may also have frequency jitter functionality. That is, the switching frequency of the regulation circuit 830 varies according to an internal frequency variation signal. This has an advantage over the frequency jitter operation of FIG. 1 in that the frequency range of the present regulation circuit 830 is known and fixed, and is not subject to the line voltage or load magnitude variations.

Referring to FIG. 9, frequency variation circuit 485 and main oscillator 415 function as described with respect to FIG. 3. In operation it is the variance of the high and low states of maximum duty cycle signal 607 that generates the frequency jitter functionality of the regulation circuit 830. A present preferred regulation circuit 830 and its steady-state operation is depicted and described in copending patent application Ser. No. 60/032,520 which is hereby incorporated by reference in its entirety.

The regulation circuit of FIG. 9 can be modified to include a second current source to further increase the period of main oscillation signal 415 which achieves the same result and function as described with respect to FIGS. 6 and 7.

The soft start functionality of the present preferred regulation circuit 830 of FIG. 9, will shorten the on-time of switch 435 to less than the time of the maximum duty cycle signal 607 as long as the soft start enable signal 421 is

12

provided and the magnitude of frequency variation signal 490 is less than the magnitude of main oscillation signal 415.

The present preferred regulation circuit 830 preferably comprises a monolithic device.

While the embodiments, applications and advantages of the present invention have been depicted and described, there are many more embodiments, applications and advantages possible without deviating from the spirit of the inventive concepts described herein. Thus, the invention is not to be restricted to the preferred embodiments, specification or drawings. The protection to be afforded this patent should therefore only be restricted in accordance with the spirit and intended scope of the following claims.

What is claimed is:

1. A pulse width modulated switch comprising:

a first terminal;

a second terminal;

a switch comprising a control input, said switch allowing a signal to be transmitted between said first terminal and said second terminal according to a drive signal provided at said control input;

a frequency variation circuit that provides a frequency variation signal;

an oscillator that provides an oscillation signal having a frequency range, said frequency of said oscillation signal varying within said frequency range according to said frequency variation signal, said oscillator further providing a maximum duty cycle signal comprising a first state and a second state; and

a drive circuit that provides said drive signal when said maximum duty cycle signal is in said first state and a magnitude of said oscillation signal is below a specified threshold level.

2. The pulse width modulated switch of claim 1 wherein said first terminal, said second terminal, said switch, said oscillator, said frequency variation circuit and said drive circuit comprise a monolithic device.

3. The pulse width modulated switch of claim 1 wherein said frequency variation circuit comprises an additional oscillator that provides said frequency variation signal to said oscillator, said frequency of said oscillation signal varying within said frequency range according to said frequency variation signal.

4. The pulse width modulated switch of claim 1 further comprising a soft start circuit that provides a signal instructing said drive circuit to discontinue said drive signal when said magnitude of said oscillation signal is greater than a magnitude of said frequency variation signal.

5. The pulse width modulated switch of claim 4 wherein said additional oscillator provides a soft start signal, and wherein said soft start circuit ceases operation when said soft start signal is removed.

6. The pulse width modulated switch of claim 5 wherein said additional oscillator further comprises

a comparator that provides a comparator signal when a magnitude of a reference signal is greater than or equal to a magnitude of said frequency variation signal, and an inverter that receives said comparator signal and provides said soft start signal.

7. The pulse width modulated switch of claim 1 wherein said frequency of said oscillation signal varies within said frequency range with a magnitude of said frequency variation signal.

8. The pulse width modulated switch of claim 1 wherein said oscillator comprises a an input that receives said

PIF 00098

6,107,851

13

frequency variation signal and a current source, wherein said frequency of said oscillation signal is a function of a sum of a magnitude of a current provided by said current source and a magnitude of said frequency variation signal.

9. The pulse width modulated switch of claim 1 further comprising:

a rectifier comprising a rectifier input and a rectifier output, said rectifier input receiving an AC mains signal and said rectifier output providing a rectified signal;

a power supply capacitor that receives said rectified signal and provides a substantially DC signal;

a first winding comprising a first terminal and a second terminal, said first winding receiving said substantially DC signal, said second terminal of said first winding coupled to said first terminal of said switch; and

a second winding magnetically coupled to said first winding.

10. The pulse width modulated switch of claim 1 wherein said variable threshold level is a function of a feedback signal received at a feedback terminal of said pulse width modulated switch.

11. A regulation circuit comprising:

a first terminal;

a second terminal;

a feedback terminal coupled to disable the regulation circuit;

a switch comprising a control input, said switch allowing a signal to be transmitted between said first terminal and said second terminal according to a drive signal provided at said control input;

a frequency variation circuit that provides a frequency variation signal;

an oscillator that provides an oscillation signal having a frequency range, said frequency of said oscillation signal varying within said frequency range according to said frequency variation signal, said oscillator further providing a variable duty cycle signal comprising a first state and a second state; and

a drive circuit that provides said drive signal when said maximum duty cycle signal is in said first state and said regulation circuit is not disabled.

14

12. The regulation circuit of claim 11 wherein said frequency variation circuit comprises an oscillator that provides said frequency variation signal.

13. The regulation circuit of claim 11 further comprising a soft start circuit that provides a signal instructing said drive circuit to discontinue said drive signal according to a magnitude of said frequency variation signal.

14. The regulation circuit of claim 13 further wherein said frequency variation circuit provides a soft start signal, and wherein said soft start circuit ceases operation when said soft start signal is removed.

15. The regulation circuit of claim 14 wherein said frequency variation circuit further comprises:

a comparator that provides a comparator signal when a magnitude of a reference signal is greater than or equal to a magnitude of said frequency variation signal, and

an inverter that receives said comparator signal and provides said soft start signal.

16. The regulation circuit of claim 11 wherein said first terminal, said second terminal, said switch, said frequency variation circuit, and said drive circuit comprise a monolithic device.

17. The regulation circuit of claim 11 further comprising:

a rectifier comprising a rectifier input and a rectifier output, said rectifier input receiving an AC mains signal and said rectifier output providing a rectified signal;

a power supply capacitor that receives said rectified signal and provides a substantially DC signal;

a first winding comprising a first terminal and a second terminal, said first winding receiving said substantially DC signal, said second terminal of said first winding coupled to said first terminal of said switch; and

a second winding magnetically coupled to said first winding.

18. The regulation circuit of claim 11 further comprising a current limit circuit that provides a signal instructing said drive circuit to discontinue said drive signal when a current involved at said first terminal of said regulation circuit is above a threshold level.

\* \* \* \* \*

PIF 00099

**PX 3**



US06229366B1

(12) **United States Patent**  
Balakrishnan et al.

(20) Patent No.: **US 6,229,366 B1**  
(45) Date of Patent: **May 8, 2001**

(54) **OFF-LINE CONVERTER WITH  
INTEGRATED SOFTSTART AND  
FREQUENCY JITTER**

(75) Inventor: Balu Balakrishnan; Akis Hristovska, both of Saratoga, Calif. 95070, San Jose, CA (US)

(73) Assignee: Power Integrations, Inc., Sunnyvale, CA (US)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/573,881

(22) Filed: May 16, 2000

**Related U.S. Application Data**

(62) Division of application No. 09/080,774, filed on May 18, 1998, now Pat. No. 6,107,851.

(51) Int. Cl. <sup>7</sup> H02K 3/017

(52) U.S. Cl. 327/172; 327/143; 327/531; 327/544

(50) Field of Search 327/143; 143; 327/172; 373; 174; 175; 176; 530; 531; 544

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

3,491,252 1/1970 Petroski 307/229  
3,553,509 1/1971 Buchanan et al. 321/43  
3,840,797 10/1974 Aggar et al. 321/2

(List continued on next page.)

**FOREIGN PATENT DOCUMENTS**

0 651 440 A1 -5/1995 (EP)  
0 684 846 A1 1/1996 (EP)  
0 736 557 A1 10/1996 (EP)

(List continued on next page.)

**OTHER PUBLICATIONS**

H.S. Hoffman, Jr., "Self-Generated Bias Supply", IBM Technical Disclosure Bulletin, vol. 28, No. 3, Oct. 1997, pp. 1814-4.

H.S. Hoffman, Jr. et al., "Proportional Drive Supply with Overvoltage Control", IBM Technical Disclosure Bulletin, vol. 21, No. 12, May 1978, pp. 4504-4505.

A. Halperin, "Primary Regulated Dual Power Supply", IBM Technical Disclosure Bulletin, vol. 21, No. 18, Mar. 1978, pp. 4392-4393.

"3-W dc-dc converters also at telecom applications", Electronic Design, vol. 31, No. 15, Jul. 21, 1983, pp. 223.

"Combined Switch-Mode Power Amplifier and Supply", IBM Technical Disclosure Bulletin, vol. 28, No. 3, Aug. 1985, pp. 1193-1195.

R. Boudreau, et al., "Optimizing Converter Design and Performance Utilizing Micro Controller System Feedback Control", Proceedings of Powercon 3, 2-2, 1981, pp. 1-10.

B. Pelly et al., "OPower MOSFETs take the load off switching supply design", Electronic Design, Feb. 1983, pp. 135-139.

(List continued on next page.)



Primary Examiner—Jeffrey Zwirg

(74) Attorney Agent, or Firm—Shapiro Sokoloff Taylor & Zelnick, LLP

(57) **ABSTRACT**

A pulse width modulated switch comprises a first terminal, a second terminal, and a switch that allows a signal to be transmitted between the first terminal and the second terminal according to a drive signal provided at a control input. The pulse width modulated switch also comprises a frequency variation circuit that provides a frequency variation signal and an oscillator that provides an oscillation signal having a frequency of that varies within a frequency range according to the frequency variation signal. The oscillator further provides a maximum duty cycle signal comprising a first state and a second state. The pulse width modulated switch further comprises a drive circuit that provides the drive signal when the maximum duty cycle signal is in the first state and a magnitude of the oscillation signal is below a variable threshold level.

18 Claims, 9 Drawing Sheets



PIF 00217

## US 6,229,366 B1

Page 2

## U.S. PATENT DOCUMENTS

3,916,224	10/1975	Davies et al.	3072244
4,072,385	2/1978	Kondo	354657
4,143,282	3/1979	Reard, Jr. et al.	307403
4,228,403	10/1980	de Smet et al.	363256
4,334,598	11/1980	Chen et al.	303489
4,405,554	1/1985	Shih et al.	363211
4,539,590	12/1985	Davies	363217
4,622,617	11/1986	Redington et al.	363237
4,695,926	9/1987	Wille	363228
4,705,176	11/1987	Kelchman	363221
4,706,177	11/1987	Jacobsen	363224
4,723,641	1/1988	Fidel	309110
4,725,768	2/1988	Choi et al.	3230289
4,734,020	3/1988	Barnfield	363116
4,738,462	4/1988	Finerworth et al.	363221
4,826,044	2/1989	Chyden et al.	3230311
4,829,548	3/1989	Burn	363226
4,831,184	3/1989	Konisky et al.	363217
4,834,674	3/1989	Hamby	363254
4,850,094	8/1989	Burke	363221
4,862,330	2/1989	Jara et al.	363221
4,866,590	9/1989	Calka et al.	363220
4,878,533	9/1989	White	363221
4,887,159	12/1989	White	363220
4,888,697	12/1989	Dalbano et al.	3072123
4,894,210	12/1989	Meyers	363221
4,928,220	5/1990	White	363256
4,937,726	4/1990	Lowell	363227
4,943,307	7/1990	Cardwell, Jr.	363227
5,012,401	4/1991	Redding	363227
5,014,178	5/1991	Redding	363227
5,022,937	6/1991	Cohen	363221
5,084,971	7/1991	Chen et al.	363221
5,091,936	8/1991	Martinez	363221
5,092,353	12/1991	Redding	363227
5,096,364	2/1992	Laford et al.	363227
5,146,394	9/1992	Ida et al.	363227
5,161,998	11/1992	Redding	363227
5,177,408	1/1993	Margolis	315251
5,200,686	4/1993	Schmitt et al.	363227

5,245,326 *	9/1993	Redding et al.	363227
5,297,041	3/1994	Sale et al.	363227
5,313,381	5/1994	Redding	363227
5,364,817	2/1995	Cohen et al.	363227
5,402,135	9/1995	Loh et al.	363227
5,461,303	10/1995	Levan et al.	323222
5,481,178	1/1996	White et al.	323227
5,508,802	6/1996	Nguyen et al.	323222
5,520,131	4/1996	Marty et al.	323227
5,532,746	9/1996	Dalbano	323227
5,563,594	10/1996	Rand et al.	323227
5,581,084	10/1996	McClure et al.	323227
5,570,057	10/1996	Felton	323227
5,572,156	11/1996	Shen et al.	323227
5,617,016	4/1997	Borg et al.	323227
5,619,403	6/1997	Ida et al.	363221
5,621,629	4/1997	Henningsen et al.	363227
5,640,317	4/1997	Lee	363227

## FOREIGN PATENT DOCUMENTS

0 748 491 A1	10/1996 (EP)
0 748 494 A1	12/1996 (EP)
0 748 495 A1	12/1996 (EP)
0 751 491 A1	1/1997 (EP)
WO 03/0157	3/1993 (WO)

## OTHER PUBLICATIONS

- D. Azzi et al., "Flyback in Class Power Supply", IBM Technical Disclosure Bulletin, vol. 23, No. 4, Sep. 1980, pp. 1477-1478.
- A.J. Boyer et al., "Power Supply with Optical Isolator", IBM Technical Disclosure Bulletin vol. 14, No. 11, Apr. 1972, pp. 5330.
- "Off-Line Power Supply Control Technique Using a Single Transformer to Feed Back Three Control Signals", IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990, pp. 273-274.

\* cited by examiner

U.S. Patent

May 8, 2001

Sheet 1 of 9

US 6,229,366 B1




Fig. 1 (prior art)

U.S. Patent

May 8, 2008

Sheet 2 of 9

US 6,229,366 B1





Fig. 2



**Fig. 3**



U.S. Patent

May 8, 2001

Sheet 4 of 9

US 6,229,366 B1




Fig. 4

U.S. Patent

May 8, 2001

Sheet 5 of 9

US 6,229,366 B1




Fig. 5

U.S. Patent

May 8, 2001

Sheet 6 of 9

US 6,229,366 B1




Fig. 6

U.S. Patent

May 8, 2001

Sheet 7 of 9

US 6,229,366 B1




Fig. 7

U.S. Patent

May 8, 2001

Sheet 8 of 9

US 6,229,366 B1




Fig. 8

U.S. Patent

May 8, 2001

Sheet 9 of 9

US 6,229,366 B1




Fig. 9

US 6,229,366 B1

# OFF-LINE CONVERTER WITH INTEGRATED SOFTSTART AND FREQUENCY JITTER

## CROSS-REFERENCE TO RELATED APPLICATION

This is a Division of U.S. application Ser. No. 09/060,774, filed May 18, 1998, now U.S. Pat. No. 6,167,851.

## BACKGROUND

### 1. Field of the Invention

The field of the present invention pertains to the field of power supplies and among other things to the regulation of power supplies.

### 2. Background of the Invention

Power supplies that convert an AC main voltage to a DC voltage for use by integrated electronic devices, amongst other devices, are known. The power supplies are required to maintain the output voltage, current or power within a regulated range for efficient and safe operation of the electronic device. Switches that operate according to a pulse width modulated control to maintain the output voltage, current, or power of the power supply within a regulated range are also known. These switches utilize an oscillator and related circuitry to vary the switching frequency of operation of the switch, and therefore regulate the power, current or voltage that is supplied by the power supply.

A problem with utilizing pulse width modulated switches is that they operate at a relatively high frequency compared to the frequency of the AC main voltage, which results in a high frequency signal being generated by the power supply. This high frequency signal is injected back into the AC mains input and becomes a component of the AC mains signal. The high frequency signals are also radiated by the power supply as electromagnetic waves. These high frequency signals add to the Electromagnetic Interference (EMI) of the power supply, and in fact are the largest contributors to the EMI of the power supply. The EMI generated by the power supply can cause problems for communication devices in the vicinity of the power supply and the high frequency signal which becomes a component of the AC mains signal will be provided to other devices in the power grid which also causes noise problems for those devices. Further, the radiated EMI by the power supply can interfere with radio and television transmissions that are transmitted over the air by various stations.

To combat the problem of EMI, several specifications have been developed by the Federal Communications Commission (FCC) in the United States and the European Community (EC) have constituted specifications that specify the maximum amount of EMI that can be generated by classes of electronic devices. Since power supplies generate a major component of the EMI for electronic devices, an important step in designing a power supply is minimizing the EMI provided by the power supply to levels within the acceptable limits of the various standards. Since a power supply can be utilized in many different countries of the world, the EMI produced should be within the most stringent limits worldwide to allow for maximum utilization of the power supply.

A known way of minimizing the EMI provided by the power supply is by adding an EMI filter to the input of the power supply. An EMI filter generally utilizes at least one inductor, capacitor and resistor in combination. However, the greater EMI produced by the power supply the larger the

components that are utilized as part of the EMI filter. The cost of the EMI filter is in large part determined by the size of the inductor and capacitor utilized. The larger the components, the higher the cost of the power supply. Further, simply utilizing an EMI filter does not address the radiated EMI.

Another problem associated with pulse width modulated switches results from operation of the power supply at start up. At start up, the voltage, current and power at the output of the power supply will essentially be zero. The pulse width modulated switch will then conduct for the maximum possible amount of time in each cycle of operation. The result of this is a maximum inrush current into the power supply. The maximum inrush current is greater than the current that is utilized during normal operation of the power supply. The maximum inrush current stresses the components of power supply and switch. Stress is specifically a problem for the switch, or transistor, the transformer of the power supply, and the secondary side components of the power supply. The stress caused by the maximum inrush current decreases the overall life of the power supply and increases the cost of the power supply because the maximum rating of the components used in the power supply is not distinct from the inrush currents will be greater than the maximum rating required for normal operation.

Further, when the pulse width modulated switch conducts for the maximum possible amount of time in each cycle of operation the voltage, current and power at the output of the power supply rise rapidly. Since the feedback circuit of the power supply often does not respond as fast as the operating frequency of the switch, the rapid rise of the voltage, current and power will often result in an overshoot of the maximum voltage in the regulation range which will cause damage to the device being supplied power by the power supply.

Referring to FIG. 1 a known power supply that attempts to minimize EMI and reduce starting stress is depicted. A rectifier 10 rectifies the filtered AC main voltage 5, from EMI filter 120, input by the AC mains to generate a rectified voltage 15. Power supply capacitor 20 then generates a substantially DC voltage with a ripple component. The rectified voltage 15 with ripple component is provided to the primary winding 35 of transformer 40 that is used to provide power to secondary winding 45. The output of secondary winding 45 is provided to secondary rectifier 50 and secondary capacitor 55 that provide a secondary DC voltage 60 at the power supply output 65 to the device that is coupled to the power supply.

In order to maintain the secondary DC voltage within a regulated range a feedback loop including an optocoupler 70, sense diode 75 and a feedback resistor 80 provides a signal indicative of the voltage at the power supply output 65 to feedback pin 85 of pulse width modulated switch 90. The voltage magnitude at the feedback terminal is utilized to vary the duty cycle of a switch coupled between the drive terminal 95 and common terminal 100 of the pulse width modulated switch 90. By varying the duty cycle of the switch the average current flowing through the primary winding and therefore the energy stored by the transformer 40 which in turn controls the power supplied to the power supply output 65 is kept within the regulated range. A compensation circuit 105 is coupled to the feedback pin 85 in order to lower the bandwidth of the frequency of operation of the pulse width modulator.

Inrush currents are minimized at start up by use of soft start capacitor 110. Soft start functionality is tuned to be a functionality that reduces the inrush currents at start up. At

PIF 00228

US 6,229,366 B1

3 this instant a current begins to flow through feedback  
resistor 88 and thereby into soft start capacitor 118. As the  
voltage of soft start capacitor 118 increases slowly, current  
will flow through light emitting diode 115 of optocoupler 78  
thereby controlling the duty cycle of the switch. Once the  
voltage of the soft start capacitor 118 reaches the reverse  
breakdown voltage of zener diode 79 current will flow  
through zener diode 79. The approach described above will  
reduce the inrush currents into the power supply, however,  
it will be several cycles before the light emitting diode 115  
will begin conducting. During the several cycles the trans-  
former inrush current will still flow through the primary  
winding and other secondary side components. During these  
cycles the transformer may saturate, and therefore the trans-  
former may have to be designed utilizing a higher core size  
than would be required for normal operation even with the  
use of soft start capacitor 118 as in FIG. 1.

To reduce the EMI output by the power supply an EMI  
filter 120 is utilized. Additionally, pulse width modulated  
switch 80 is equipped with frequency oscillation terminals  
125 and 130. Frequency oscillation terminal 125 and 130  
receive upper current 135 that varies according to the ripple  
component of substantially DC voltage 25. The filter current  
135 is used to vary the frequency of the saw-toothed wave-  
form generated by the oscillator contained in the pulse  
width modulated switch 80. The saw toothed waveform  
generated by the oscillator is compared to the feedback  
provided at the feedback pin 85. As the frequency of the saw  
toothed waveform varies, so will the switching frequency of  
the switch coupled between the drain and common terminal.  
This allows the switching frequency of the switch to be  
spread over a larger bandwidth, which minimizes the peak  
value of the EMI generated by the power supply at each  
frequency. By reducing the EMI the ability to comply with  
government standards is increased, because the government  
standards specify quasi-peak and average values at given  
frequency levels. Varying the frequency of operation of the  
pulse width modulated switch by varying the oscillation  
frequency of the oscillator is referred to as frequency jitter.

A problem associated with the EMI reduction scheme  
described with respect to FIG. 1 is that the ripple component  
will have variations due to variations in the line voltage and  
output load. Additionally, since the ripple may vary, design  
and the component value of EMI resistor 140 is difficult to  
determine and correspondingly design of the power supply  
becomes problematic.

#### SUMMARY OF THE INVENTION

In one embodiment the present invention comprises a  
pulse width modulated switch comprising a switch that  
allows a signal to be transmitted between a first terminal and  
a second terminal according to a drive signal. The pulse  
width modulated switch also comprises a frequency varia-  
tion circuit that provides a frequency variation signal and an  
oscillator that provides an oscillation signal having a fre-  
quency that varies within a frequency range according to the  
frequency variation signal. The oscillator further provides a  
maximum duty cycle signal comprising a first state and a  
second state. The pulse width modulated circuit further  
comprises a drive circuit that provides the drive signal when  
the maximum duty cycle signal is in the first state and a  
magnitude of the oscillation signal is below a variable  
threshold level.

Another embodiment of the present invention comprises  
a pulse width modulated switch comprising a switch con-  
prising a control input, the switch allowing a signal to be

transmitted between a first terminal and a second terminal  
according to a drive signal. The pulse width modulated  
switch also comprises an oscillator that provides a maximum  
duty cycle signal comprising an on-state and an off-state, a  
drive circuit that provides the drive signal, and a soft start  
circuit that provides a signal instructing said drive circuit to  
disable the drive signal during at least a portion of said  
on-state of the maximum duty cycle.

In an alternate embodiment the present invention com-  
prises a regulation circuit comprising a switch that allows a  
signal to be transmitted between a first terminal and a second  
terminal according to a drive signal, a drive circuit that  
provides the drive signal and a soft start circuit that provides  
a signal instructing the drive circuit to disable the drive  
signal.

In yet another embodiment the present invention com-  
prises a regulation circuit comprising a switch that allows a  
signal to be transmitted between a first terminal and a second  
terminal according to a drive signal, a frequency variation  
circuit that provides a frequency variation signal, and a drive  
circuit that provides a drive signal for a maximum time  
period of a time derivative cycle. The time duration of the  
cycle varies according to the frequency variation signal.

In the above referenced embodiments the pulse width  
modulated switch or regulation circuit may comprise a  
mosaic device.

An object of an aspect of the present invention is directed  
to a pulse width modulated switch that has integrated soft  
start capabilities.

Another object of an aspect of the present invention is  
directed toward a pulse width modulated switch that has  
integrated frequency variation capabilities.

Yet another object of an aspect of the present invention is  
directed toward a pulse width modulated switch that has  
integrated frequency variation capabilities and integrated  
soft start capabilities.

A further object of an aspect of the present invention is  
directed toward a low cost regulated power supply that has  
both soft start and frequency variation capabilities.

This and other objects and aspects of the present inven-  
tions are taught, depicted and described in the drawings and  
the description of the invention contained herein.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a known power supply utilizing a pulse width  
modulated switch, and external soft start, and frequency  
jitter functionality.

FIG. 2 is a presently preferred power supply utilizing an  
pulse width modulated switch according to the present  
invention.

FIG. 3 is a presently preferred pulse width modulated  
switch according to the present invention.

FIG. 4 is a timing diagram of the soft start operation of the  
presently preferred pulse width modulated switch according  
to the present invention.

FIG. 5 is a timing diagram of the frequency jitter opera-  
tion of the presently preferred pulse width modulated switch  
according to the present invention.

FIG. 6 is an alternate presently preferred pulse width  
modulated switch according to the present invention.

FIG. 7 is a timing diagram of the operation of the alternate  
presently preferred pulse width modulated switch of FIG. 6  
according to the present invention.

FIG. 8 is a presently preferred power supply utilizing a  
regulation circuit according to the present invention.

PIF 00229



US 6,229,366 B1

FIG. 9 is a presently preferred regulation circuit according to the present invention.

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to FIG. 7, EMI filter 260 is coupled to an AC mains voltage 263. The AC mains voltage 263 is rectified by rectifier 216. The rectified voltage 218 is provided to power supply capacitor 226 which provides a substantially DC voltage 225. The substantially DC voltage 225 is provided to the primary winding 230 of transformer 233 which stores the energy provided to the primary winding 230. When the primary winding 230 is no longer storing energy, energy is delivered by the transformer 233 to the secondary winding 248. The voltage induced across the secondary winding 248 is rectified by rectifier 243 and then transformed into secondary substantially DC voltage 264 by secondary capacitor 249 and provided to the power supply output 267.

Energy is no longer provided to the primary winding 230 when the pulse width modulated switch 262, which is coupled to the primary winding 230, ceases conduction. Pulse width modulated switch 262 is a switch that is controlled by a pulse width modulated signal. Pulse width modulated switch 262 conducts and ceases conduction according to a duty cycle, that is it is part determined by feedback from the power supply output 267. Pulse width modulated switch 262 is a switch that operates according to pulse width modulated control. Feedback to the pulse width modulated switch 262 is accomplished by utilization of feedback circuit 270, which is presently preferred to comprise a sense diode 275 in series with a resistor 280 and optocoupler 285. Optocoupler 285 provides a feedback current 290 to feedback terminal 293 of pulse width modulated switch 262. The feedback current is utilized to vary the duty cycle of a switch coupled between the first terminal 300 and second terminal 305 and thus regulate the output voltage, current or power of the power supply.

Although, it is presently preferred that the output voltage is utilized for feedback, the present invention is also capable of utilizing either the current or power at the power supply output 267 without departing from the spirit and scope of this present invention.

A portion of the current supplied at the feedback terminal 293 is utilized to supply bias power for operation of the pulse width modulated switch 262. The remainder of the current input at the feedback terminal 293 is utilized to control the duty cycle of the pulse width modulated switch 262, with the duty cycle being inversely proportional to the feedback current.

A bias winding 310 is utilized to bias optocoupler 285 so that a feedback current can flow when light emitting diode 315 of optocoupler 285 conducts. The power supplied by the bias winding 310 is also used to charge pulse width modulation capacitor 336, the energy from which is utilized to power the pulse width modulated switch 262.

Overvoltage protection circuit 338 is utilized to prevent overvoltages from propagating through to the transformer 233.

Pulse width modulated switch 262 is supplied power during start up of the power supply by current flowing into the first terminal 300. An embodiment of one type of apparatus and method for designing a configuration for providing power to pulse width modulated switch through first terminal 300 is disclosed in commonly owned U.S. Pat. No. 5,014,178 which is incorporated herein by reference in its entirety.

The drain terminal 306, source terminal 303 and feedback terminal 293 are the electrical input and/or output points of the pulse width modulated switch 262. They need not be part of a monolithic device or integrated circuit, where the pulse width modulated switch 262 is implemented utilizing a monolithic device or integrated circuit.

Pulse width modulated switch 262 also may have soft start capabilities. When the device to which the power supply is coupled is switched on, a power up signal is generated within the internal circuitry of pulse width modulated switch 262. The power up signal is used to trigger soft start circuitry that reduces the duty cycle of the switch that operates with the pulse width modulated switch 262 for a predetermined period of time, which is presently preferred to be less than 100 milliseconds. Once soft start operation is completed, pulse width modulated switch 262 operates according to its regular duty cycle.

Alternatively, or in addition to soft start functionality, pulse width modulated switch 262 may also have frequency jitter functionality. That is, the switching frequency of the pulse width modulated switch 262 varies according to an internal frequency variation signal. This has an advantage over the frequency jitter operation of FIG. 1 in that the frequency range of the presently preferred pulse width modulated switch 262 is known and fixed, and is not subject to the line voltage or load magnitude variations. At low powers, those less than approximately ten (10) watts, the common mode choke which is often utilized as part of the EMI filter 260 can be replaced with inductors or resistors.

As can be seen when comparing the power supply of FIG. 1 to that of FIG. 2 the number of components utilized is reduced. This reduces the overall cost of the power supply as well as reducing its size.

Referring to FIG. 3, frequency variation signal 400 is utilized by the pulse width modulated switch 262 to vary its switching frequency within a frequency range. The frequency variation signal 400 is provided by frequency variation circuit 405, which preferably comprises an oscillator that operates at a lower frequency than main oscillator 403. The frequency variation signal 400 is presently preferred to be a triangular waveform that preferably oscillates between four point five (4.5) volts and one point five (1.5) volts. Although the presently preferred frequency variation signal 400 is a triangular waveform, alternate frequency variation signals such as ramp signals, cosine output signals or other signals that vary in magnitude during a fixed period of time may be utilized as the frequency variation signal.

The frequency variation signal 400 is provided to soft start circuit 410. During operation soft start circuit 410 is also provided with pulse width modulation frequency signal 415 and power up signal 420. Soft start enable signal 421 goes high of power up and remains high until oscillator signal 400 reaches its peak value for the first time. Soft start circuit 410 will provide a signal to or gate 423 to reset latch 430 thereby deactivating conduction by the switch 262, which is presently preferred to be a MOSFET. Soft start circuit 410 will instruct switch 435 to cease conduction when the soft start enable signal 421 is provided and the magnitude of the frequency variation signal 400 is less than the magnitude of pulse width modulation signal 415. In other words, start up circuit 410 will allow the switch 435 to conduct as long as soft start enable signal is high and the magnitude of the pulse width modulation signal 415 is below the magnitude of frequency variation signal 400 as depicted in FIG. 4. In this way, the inrush current at startup will be limited for all cycles of operation, including the first

PIF 00230

US 6,229,366 B1

7

cycle. By limiting the inrush current during all cycles of startup operation, the maximum current through each of the components of the power supply is reduced and the maximum current rating of each component can be decreased. The reduction in the ratings of the components reduces the cost of the power supply. Soft start signal 440 will no longer be provided by the frequency variation circuit 400 when the frequency variation signal 400 reaches its peak magnitude.

Operation of soft start circuit 410 will now be explained. Soft start circuit 410 comprises a soft start latch 430 that at its set input receives the power up signal 430 and its reset input receives the soft start signal 440. Soft start enable signal 420 is provided to one input of soft start and-gate 435 while the other input of and-gate 435 is provided with an output from soft start comparator 440. The output of soft start comparator 440 will be high when the magnitude of frequency variation signal 400 is less than the magnitude of pulse width modulation oscillation signal 415.

The pulse width modulated switch 262 depicted in FIG. 3 also has frequency filter functionality to help reduce the EMI generated by the power supply and pulse width modulated switch 262. Operation of the frequency filter functionality will now be explained. Main oscillator 445 has a current source 470 that is mirrored by mirror current source 475. Main oscillator drive current 415 is provided to the current source input 485 of PWM oscillator 480. The magnitude of the current input into current source input 485 of PWM oscillator 480 determines the frequency of the pulse width modulation oscillation signal 415 which is provided by PWM oscillator 480. In order to vary the frequency of pulse width modulation oscillation signal 415, an additional current source 495 is provided within main oscillator 445. The additional current source 495 is mirrored by additional current source mirror 500. The current provided by additional current source 495 is varied as follows. Frequency variation signal 400 is provided to the gate of main oscillator transistor 505. As the magnitude of frequency variation signal 400 increases so does the voltage at the source of main oscillator transistor 505, due to the increasing voltage at the gate of main oscillator transistor 505 and the relatively constant voltage drop between the gate and source of the main oscillator transistor 505. As the voltage at the source of main oscillator transistor 505 increases so does the current flowing through the main oscillator transistor 510. The current flowing through main oscillator transistor 510 is the same as the current flowing through additional current source 495 which is mirrored by additional current source mirror 500. Since, the presently preferred frequency variation signal 400 is a triangular waveform having a fixed period, the magnitude of the current input by additional current source mirror 500 will vary linearly with the magnitude of the rising and falling edges of the frequency variation signal 400. If the frequency variation signal 400 is a ramp signal, the frequency would linearly rise to a peak and then immediately fall to its lowest value. In this way, the current provided to current source input 485 of PWM oscillator 480 is varied to a known fixed range that allows for easy retargeting frequency spread of the high frequency current generated by the pulse width modulated switch. Further, the variance of the frequency is determined by the magnitude of the current provided by additional current source mirror 500, which is in turn a fraction of the magnitude of main oscillator resistor 510.

Frequency variation circuit 405 includes a current source 525 that produces a fixed magnitude current 530 that determines the magnitude of the frequency of the frequency variation signal 400. Although, the presently preferred cir-

8

cuit 530 has a fixed magnitude, the frequency variation signal can be generated utilizing a variable magnitude current. If a variable current is generated the frequency spread would not be fixed in time but would vary with the magnitude of current 530. The fixed magnitude current 530 is fed into first transistor 535, mirrored by second transistor 540 and fed into third transistor 545. The frequency variation signal 400 is generated by the charging and discharging of frequency variation circuit capacitor 550. Frequency variation circuit capacitor 550 is presently preferred to have a relatively low capacitance, which allows for integration into a monolithic chip in one embodiment of the pulse width modulated switch 262. The frequency variation signal 400 is provided to upper limit comparator 555 and lower limit comparator 560. The output of upper limit comparator 555 will be high when the magnitude of the frequency variation signal 400 exceeds the upper threshold voltage 552 which is presently preferred to be four point five (4.5) volts. The output of lower limit comparator 560 will be high when the magnitude of frequency variation signal 400 exceeds lower threshold voltage 557 which is presently preferred to be one point five volts (1.5) volts. The output of upper limit comparator 555 is provided to the frequency variation circuit inverter 565 the output of which is provided to the reset input of frequency variation circuit latch 570. The set input of frequency variation circuit latch 570 receives the output of lower limit comparator 560. In operation, the output of lower limit comparator 560 will be maintained high for the majority of each cycle of frequency variation signal 400. Because the magnitude of frequency variation signal will be maintained between upper threshold 552, 4.5 volts, and the lower threshold 557, 1.5 volts. The output of upper limit comparator 555 will be low until the magnitude of frequency variation signal 400 exceeds upper level threshold 552. This means that the reset input will receive a high signal until the magnitude of the frequency variation signal 400 rises above the upper threshold signal 552.

The charge signal 575 output by frequency variation circuit latch 570 will be high until the frequency variation signal 400 exceeds the upper threshold limit signal 552. When the charge signal 575 is high, transistors 585 and 595 are turned off. By turning off transistors 585 and 595 current can flow into frequency variation circuit capacitor 550, which steadily charges frequency variation circuit capacitor 550 and increases the magnitude of frequency variation signal 400. The current that flows into frequency variation circuit capacitor 550 is derived from current source 525, because the current through transistor 590 is mirrored from transistor 590, which is mirrored from transistor 535.

During power up, when power-up signal 430 is low, the output of inverter 685 is high which turns on transistor 690 causing frequency variation signal 400 to go low. The frequency variation signal 400 is presently preferred to start from its lowest level to perform the soft start function during its first cycle of operation.

Steady-state operation of the pulse width modulated switch 262, i.e. non start up operation, will now be described. PWM oscillator 480 provides pulse width modulation oscillation signal 415 to pulse width modulation comparator 605, the output of which will be high when the magnitude of pulse width modulation signal 415 is greater than the magnitude of a feedback signal 534 which is a fraction of the input provided at feedback terminal 552. When the output of pulse width modulation comparator 605 is high or-gate 425 is triggered to go high, which in turn enables pulse width modulation latch 430, removing the on signal from the control input switch 435, thereby turning off

PIF 00231

US 6,229,366 B1

9

switch 435. Pulse width modulation latch 430 is set by clock signal 603, which is provided at the beginning of each cycle of pulse width modulation oscillator 408. Drive circuit 432, which is presently preferred to be an *n*-mosfet, receives the output of pulse width modulation latch 430, power up signal 424, and maximum duty cycle signal 607. As long as each one of the signals is high, drive signal 610 is provided to the gate of MOSFET 435, which is coupled between first terminal 340 and second terminal 345 of the pulse width modulated switch 362. When any of the output of pulse width modulation latch 430, power up signal 424, or maximum duty cycle signal 607 goes low drive signal 610 is no longer provided and switch 435 ceases conduction.

Referring to FIG. 4, frequency variation signal 400 preferably has a period, which is greater than that of pulse width modulated oscillation signal 415. The presently preferred period for frequency variation signal 400 is twenty (20) milliseconds, in order to allow for a smooth start up period which is sufficiently longer than the period of pulse width modulated signal 415 which is presently preferred to be ten (10) microseconds. Drive signal 610 will be provided only when the magnitude of pulse width modulated signal 415 is less than the magnitude of frequency variation signal 400. Further, frequency variation signal 400 will be preferably initiated during low voltage when power up signal 420 is provided.

Referring to FIG. 5, frequency variation signal 400 which is presently preferred to have a constant period is provided to the main oscillator 465. The magnitude of the pulse width modulated signal 415 will approximately be the magnitude of frequency variation signal 400 divided by the resistance of resistor 516 plus the magnitude of the current produced by current source 476. In this way the pulse width modulated current 615 will vary with the magnitude of the frequency variation signal 400. The result is that the frequency of pulse width modulation signal is varied according to the magnitude of this current. It is presently preferred that the pulse width modulated current source produces a constant current having a magnitude of twelve point one (12.1) microamperes, and that frequency variation signal induced current 617 varies between zero (0) and eight hundred (800) microamperes. thereby, varying the frequency of operation of the pulse width modulation oscillator 408 and reducing the average magnitude and the peak-peak magnitude at all frequency levels of the EMI generated by the power supply.

Referring to FIG. 6, an alternate presently preferred pulse width modulated switch 362 includes all of the same components as described with respect to FIG. 3. In addition to these components, a second frequency variation circuit current source 609 and transistor 635 are added to the frequency variation circuit 405. Transistor 635 is activated only when the output of both start latch 450 goes low. When transistor 635 is activated the current provided in the frequency variation circuit 405 increases as does the frequency of frequency variation signal 400. However, transistor 635 will only be turned on when the output of both start latch 450 goes low, i.e., when the magnitude of frequency variation signal 400 first reaches the upper threshold after power up. The period of frequency variation signal 400 will then increase after its first half cycle. This will decrease the period of the cycle during which the frequency is spread, without decreasing the frequency steps. The benefit of the decreased cycle period will further decrease the peak-peak levels of the EMI due to spreading less than at each frequency level.

Referring to FIG. 7, operation of the frequency variation circuit 405 of FIG. 6 is depicted. Frequency variation signal

10

405 will preferably have a period of ten (10) milliseconds for its first half cycle. After that, when the transistor 635 is turned on the period is preferably decreased to five (5) milliseconds. Pulse width modulated switch 362 is presently preferred to be a MOSFET device.

Referring to FIG. 8, a power supply comprises a bridge rectifier 710 that rectifies an input AC mains voltage. Power supply capacitors 710 charge with the rectified AC mains voltage to maintain an input DC voltage 725. A presently preferred range for input DC voltage 725 is approximately one hundred (100) to two hundred (200) volts to allow for operation based upon worldwide AC mains voltages which range between eighty five (85) and two hundred sixty five (265) volts. The presently preferred power supply also includes harmonic filter components 710 which in combination with capacitors 720 reduce the harmonic current injected back into the power grid. Transformer 730 includes a primary winding 740 magnetically coupled to secondary winding 750. The secondary winding 750 is coupled to a diode 760 that is designed to prevent current flow in the secondary winding 750 when the regulation circuit 850 is conducting (on-state). A capacitor 770 is coupled to the diode 760 in order to maintain a continuous voltage on a load 780 which has a feedback circuit coupled to it. A presently preferred feedback circuit comprises an optocoupler 800 and zener diode 820. The output of optocoupler 800 is coupled to the feedback terminal 825 of regulation circuit 850. The presently preferred regulation circuit 850 switches on and off at a duty cycle that is constant at a given input DC voltage 740. A regulation circuit power supply bypass capacitor 840 is coupled to and supplies power to regulation circuit 850 when the regulation circuit 850 is in the on-state.

Operation of the power supply will now be described. An AC mains voltage is input through EMI filter 700 into bridge rectifier 710 which provides a rectified signal to power supply capacitors 720 that provide input DC voltage 725 to primary winding 740. Regulation circuit 850, which preferably operates at a constant frequency and about constant duty cycle at a given input DC voltage 725, allows current to flow through primary winding 740 during its on state of each switching cycle and acts to open circuit in its off state. When current flows through primary winding 740 transformer 730 is storing energy, when the current is flowing through primary winding 740 any energy stored in transformer 730 is delivered to secondary winding 750. Secondary winding 750 then provides the energy to capacitor 770. Capacitor 770 delivers power to the load 780. The voltage across the load 780 will vary depending on the amount of energy stored in the transformer 730 in each switching cycle which is in turn dependent on the length of time current is flowing through primary winding 740 in each switching cycle which is presently preferred to be constant at a given input DC voltage 725. The presently preferred regulation circuit 850 allows the voltage delivered to the load to be maintained at a constant level.

It is presently preferred that the sum of the voltage drop across optocoupler 800 and the reverse break down voltage of zener diode 820 is approximately equal to the desired threshold level. When the voltage across the load 780 reaches the threshold level, current begins to flow through the optocoupler 800 and zener diode 820 that in turn is used to disable the regulation circuit 850. Whenever regulation circuit 850 is in the off-state the regulation circuit power supply bypass capacitor 840 is charged to the operating supply voltage, which is presently preferred to be five point seven (5.7) volts by allowing a small current to flow from bypass terminal 865 to the regulation circuit power supply

PIF 00232

US 6,229,366 B1

11

bypass capacitor 868. Regulation circuit power supply bypass capacitor 868 is used to supply power to operate regulation circuit 830 when it is in the on-state.

When the regulation circuit 830 is disabled, an open circuit condition is created in primary winding 740 and transformer 730 does not store energy. The energy stored in the transformer 730 from the last cycle of regulation circuit 830 is then delivered to secondary winding 750 which in turn supplies power to the load 780. Once the remaining energy in transformer 730 is delivered to the load 780 the voltage of the load 780 will decrease. When the voltage at the load 780 decreases below the threshold level, current ceases to flow through optocoupler 800 and regulation circuit 830 resumes operation either instantaneously or nearly instantaneously.

The presently preferred regulation circuit 830 has a current limit feature. The current limit turns off the regulation circuit 830, when the current flowing through the regulation circuit 830 rises above a current threshold level. In this way, regulation circuit 830 can react quickly to changes such as AC ripple that occur in the rectified AC mains voltage, and prevents the propagation of the voltage changes to the load. The current limit increases the responsiveness of the regulation circuit to input voltage changes and delivers constant power output independent for the AC mains input voltage.

Although the presently preferred power supply of FIG. 3 utilizes current mode regulation and a feedback circuit that includes an optocoupler and zero diode, the present invention is not to be construed as to be limited to such a feedback method or circuit. Either current or voltage mode regulation may be utilized by the present invention without departing from the spirit and scope of the present invention so long as a signal indicative of the power supplied to the load is supplied to the feedback terminal 825 of the regulation circuit 830. Additionally, although the presently preferred power supply both utilizes an optocoupler and zero diode as part of feedback circuit other feedback circuits may be utilized by the present invention without departing from the spirit and scope of the present invention.

Regulation circuit 830 also may have integrated soft start capabilities. When the device to which the power supply is coupled is switched on, a power up signal is generated within the internal circuitry of regulation circuit 830. A power up signal is used to trigger soft start circuitry that reduces the duty cycle of the switch that operates within the pulse width modulated switch 262 for a predetermined period of time, which is presently preferred to be up to (10) milliseconds. Once soft start operation is completed, regulation circuit 830 operates according to its regular duty cycle.

Alternatively, or in addition to soft start functionality, regulation circuit 830 may also have frequency filter functionality. That is, the switching frequency of the regenerative circuit 830 varies according to an internal frequency variation signal. This has an advantage over the frequency filter operation of FIG. 1 in that the frequency range of the presently regulation circuit 830 is known and fixed, and is not subject to the line voltage or load magnitude variation.

Referring to FIG. 9, frequency variation circuit 405 and main oscillator 465 function as described with respect to FIG. 3. In operation it is the variation of the high and low states of maximum duty cycle signal 607 that generates the frequency filter functionality of the regulation circuit 830. A presently preferred regulation circuit 830 and its steady-state operation is depicted and described in copending patent application Ser. No. 09/061,520 which is hereby incorporated by reference in its entirety.

12

The regulation circuit of FIG. 9 can be modified to include a second current source to further increase the period of pulse oscillation signal 415 which achieves the same result and function as described with respect to FIGS. 6 and 7.

The soft start functionality of the presently preferred regulation circuit 830 of FIG. 9, will shorten the on-time of switch 435 to less than the time of the maximum duty cycle signal 607 as long as the soft start enable signal 421 is provided and the magnitude of frequency variation signal 409 is less than the magnitude of main oscillation signal 415.

The presently preferred regulation circuit 830 preferably comprises a monolithic device.

While the embodiments, applications and advantages of the present invention have been depicted and described, there are many more embodiments, applications and advantages possible without departing from the spirit of the inventive concepts described herein. Thus, the inventions are not to be restricted to the preferred embodiments, specification or drawings. The protection to be afforded this patent should therefore only be restricted in accordance with the spirit and intended scope of the following claims.

What is claimed is:

1. A pulse width modulated switch comprising

a first terminal;

a second terminal;

a switch comprising a control input, the switch allowing a signal to be transmitted between said first terminal and said second terminal according to a drive signal provided at said control input;

an oscillator that provides a maximum duty cycle signal comprising an on-state and an off-state;

a drive circuit that provides said drive signal according to said maximum duty cycle signal; and

a soft start circuit that provides a signal instructing said drive circuit to disable said drive signal during at least a portion of said on-state of said maximum duty cycle.

2. The pulse width modulated switch of claim 1 wherein said a first terminal, said second terminal, said switch, said oscillator, said drive circuit and said soft start circuit comprise a monolithic device.

3. The pulse width modulated switch of claim 1 further comprising an additional oscillator that provides a soft start signal to said soft start circuit, and wherein when said soft start signal is received said soft start circuit ceases operation.

4. The pulse width modulated circuit of claim 3 wherein said additional oscillator further comprises

a comparator that provides a comparator signal when a magnitude of a reference signal is greater than or equal to a magnitude of said frequency variation oscillation signal, and

an inverter that receives said comparator signal and provides said soft start signal.

5. The pulse width modulated switch of claim 1 further comprising a frequency variation circuit that provides a frequency variation signal, wherein said oscillator provides an oscillation signal and wherein said soft start circuit provides said signal instructing said drive circuit to disable said drive signal when a magnitude of said oscillation signal is greater than a magnitude of said frequency variation signal.

6. The pulse width modulated switch of claim 5 wherein said oscillator comprises an input that receives said frequency signal and said oscillation signal comprises a frequency range, and wherein said frequency of said oscillation

PIF 00233

US 6,229,366 B1

13

signal varies within said frequency range according to a magnitude of said frequency variation signal.

7. The pulse width modulated switch of claim 6 wherein said oscillator further comprises a current source, wherein said frequency of said oscillation signal is a function of a sum of a magnitude of a current provided by said current source and said magnitude of said frequency variation signal.

8. The pulse width modulated switch of claim 1 further comprising:

- a rectifier comprising a rectifier input and a rectifier output, said rectifier input receiving an AC input signal and said rectifier output providing a rectified signal;
- a power supply capacitor that receives said rectified signal;
- a first winding comprising a first terminal and a second terminal, said first winding receiving a substantially DC signal from said power supply capacitor, said second terminal of said first winding coupled to said first terminal of said pulse width modulated switch; and
- a second winding magnetically coupled to said first winding, said first winding capable of being coupled to a load.

9. A regulation circuit comprising:

- a first terminal;
- a second terminal;
- a switch comprising a control input, said switch allowing a signal to be transmitted between said first terminal and said second terminal according to a drive signal provided at said control input;
- a drive circuit that provides said drive signal for a maximum time period of a cycle; and
- a soft start circuit that provides a signal instructing said drive circuit to disable said drive signal during at least a portion of said maximum time period.

10. The regulation circuit of claim 9 further comprising an oscillator that provides a maximum duty cycle signal to said drive circuit, said maximum duty cycle signal comprising a on-state for said maximum time period.

11. The regulation circuit of claim 10 further comprising a frequency variation circuit that provides a frequency variation signal, wherein said oscillator provides an oscillation signal and wherein said soft start circuit provides said signal instructing said drive circuit to disable said drive

14

signal when a magnitude of said oscillation signal is greater than a magnitude of said frequency variation signal.

12. The regulation circuit of claim 9 further comprising an additional oscillator that provides a soft start signal to said soft start circuit, and wherein when said soft start signal is received said soft start circuit ceases operation.

13. The regulation circuit of claim 12 wherein said additional oscillator further comprises:

- a comparator that provides a comparator signal when a magnitude of a reference signal is greater than or equal to a magnitude of said additional oscillation signal, and
- an inverter that receives said comparator signal and provides said soft start signal.

14. The regulation circuit of claim 9 further comprising a frequency variation circuit that provides a frequency variation signal and wherein said maximum time period varies according to a magnitude of said frequency variation signal.

15. The regulation circuit of claim 9 further comprising a feedback terminal and wherein when a signal is received at said feedback terminal said drive signal is discontinued for at least one cycle.

16. The regulation circuit of claim 9 wherein said first terminal, said second terminal, said oscillator and said soft start circuit comprise a monolithic device.

17. The regulation circuit of claim 16 further comprising a current limit circuit that provides a signal instructing said drive circuit to discontinue said drive signal when a current received at said first terminal of said regulation circuit is above a threshold level.

18. The regulation circuit of claim 9 further comprising:



- a rectifier comprising a rectifier input and a rectifier output, said rectifier input receiving an AC input signal and said rectifier output providing a rectified signal;
- a power supply capacitor that receives said rectified signal;
- a first winding comprising a first terminal and a second terminal, said first winding receiving a substantially DC signal from said power supply capacitor, said second terminal of said first winding coupled to said first terminal of said regulation circuit; and
- a second winding magnetically coupled to said first winding, said first winding capable of being coupled to a load.

PIF 00234

**PX 4**

**United States Patent** [19]**Eklund**[11] Patent Number: **4,811,075**[45] Date of Patent: **Mar. 7, 1989**[54] **HIGH VOLTAGE MOS TRANSISTORS**[75] Inventor: **Klas H. Eklund, Los Gatos, Calif.**[73] Assignee: **Pewer Integrations, Inc., Mountain View, Calif.**[21] Appl. No.: **41,994**[22] Filed: **Apr. 24, 1987**[51] Int. Cl.<sup>4</sup> **H01L 27/02; H01L 29/78; H01L 29/80**[52] U.S. Cl. **357/46; 357/22; 357/23.4; 357/23.8**[58] Field of Search **357/23.8, 23.4, 46, 357/22**[56] **References Cited****U.S. PATENT DOCUMENTS**4,626,879 12/1986 Cohn **357/23.8**  
4,628,341 12/1986 Thomas **357/23.8****OTHER PUBLICATIONS**Sze, *Physics of Semiconductor Devices* Wiley & Sons  
N.Y. c. 1981 pp. 431-438, 486-491.Primary Examiner—**Andrew J. James**Assistant Examiner—**Jerome Jackson**  
Attorney, Agent, or Firm—**Thomas E. Schatzel**[57] **ABSTRACT**

An insulated-gate, field-effect transistor and a double-sided, junction-gate field-effect transistor are connected in series on the same chip to form a high-voltage MOS transistor. An extended drain region is formed on top of a substrate of opposite conductivity-type material. A top layer of material having a conductivity-type opposite that of the extended drain and similar to that of the substrate is provided by ion-implantation through the same mask window as the extended drain region. This top layer covers only an intermediate portion of the extended drain which has ends contacting a silicon dioxide layer thereabove. The top layer is either connected to the substrate or left floating. Current flow through the extended drain region can be controlled by the substrate and the top layer, which act as gates providing field-effects for pinching off the extended drain region therebetween. A complementary pair of such high-voltage MOS transistors having opposite conductivity-type are provided on the same chip.

**7 Claims, 2 Drawing Sheets****PIF 00003**

U.S. Patent Mar. 7, 1989 Sheet 1 of 2 4,811,075




Fig. 1




Fig. 2




Fig. 3

PIF 00004



U.S. Patent

Mar. 7, 1989

Sheet 2 of 2

4,811,075




Fig. 4




Fig. 5

4,811,075

## HIGH VOLTAGE MOS TRANSISTORS

## BACKGROUND OF THE INVENTION

## 1. Field of the Invention

This invention relates generally to high voltage metal-oxide semiconductor (MOS) transistors of the field-effect type. More specifically, the transistors can be made as either discrete or integrated devices of either n-channel or p-channel conductivity. The integrated devices can easily be combined with low voltage control logic on the same chip. Further devices of opposite conductivity can be combined in a complementary manner on the same chip.

## 2. Description of the Prior Art

Self isolation technology is used for making high voltage MOS devices, particularly integrated high voltage devices in combination with low voltage control logic on the same chip. The voltage is sustained by an offset gate, as a lightly doped extended drain region is used. Such devices can be considered as an IGFET or MOSFET in series with a single sided JFET. Two of such high voltage devices having opposite conductivity types can be used as a complementary pair on the same chip, with the device having an extended p-type drain being imbedded in an n-well in a p-substrate.

The voltage capability of such high voltage devices is determined by the doping of the substrate, the length of the extended drain region and the net number of charges therein. For optimum performance, the net number of charges should be around  $1 \times 10^{12}/\text{cm}^2$ . Such devices have been used for making display drivers in the one hundred to two hundred volt range, but the current capabilities of the devices are poor. The main advantage is that low voltage control logic easily can be combined on the same chip. For these devices, a general figure of merit can be determined by the product of  $R_{DS} \times A$  (where  $R_{DS}$  is the on-resistance in the linear region and  $A$  is the area taken up by the device). For an n-channel device in the voltage range of two hundred fifty to three hundred volts,  $R_{DS} \times A$  is typically  $10-15 \Omega \text{ mm}^2$ . A discrete vertical D-MOS device in the same voltage range has a figure of merit of  $3 \Omega \text{ mm}^2$ , but is much more difficult to combine with low voltage control logic on the same chip. Thus, the application of these high voltage devices is restricted to current level below 100 mA, such as display drivers. Even such drivers are more costly due to poor area efficiency of the high voltage devices.

## SUMMARY OF THE PRESENT INVENTION

An object of the present invention is to provide a more efficient high voltage MOS transistor.

Another object of the invention is to provide a high voltage MOS transistor that is compatible with five volt logic.

A further object of the invention is to provide a three hundred volt n-channel device with a figure of merit,  $R_{DS} \times A$ , of about  $2.0 \Omega \text{ mm}^2$ .

Briefly, the present invention includes an insulated gate, field-effect transistor (IGFET or MOSFET) and a double-sided junction gate field-effect transistor (JFET) connected in series on the same chip to form a high voltage MOS transistor. In a preferred embodiment of the invention, a complementary pair of such high voltage MOS transistors having opposite conductivity type are provided on the same chip.

Advantages of the invention include more efficient high voltage MOS transistors, compatibility with five volt logic, and for an n-channel device, voltage capability of three hundred volts with a figure of merit,  $R_{DS} \times A$ , of about  $2.0 \Omega \text{ mm}^2$ .

These and other objects and advantages of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiments which are illustrated in the various drawing figures.

## IN THE DRAWINGS

FIG. 1 is a diagrammatic view of a high voltage MOS transistor of the n-channel type embodying the present invention.

FIG. 2 is a diagrammatic view of a high voltage MOS transistor of the p-channel type embodying the present invention.

FIG. 3 is a diagrammatic view of the transistors shown in FIGS. 1 and 2 forming a complementary pair on the same chip.

FIG. 4 is a diagrammatic view of low voltage, CMOS implemented devices that can be combined on the same chip with the complementary pair of high voltage MOS transistors shown in FIG. 3.

FIG. 5 is a diagrammatic view of a symmetric high-voltage n-channel device wherein the source region and the drain region are similar.

## DESCRIPTION OF THE PREFERRED EMBODIMENT

Looking now at FIG. 1, an n-channel type, high voltage MOS transistor, indicated generally by reference numeral 10, is formed on a p-substrate 11 covered by a silicon dioxide layer 12. A metal source contact 14 and a metal drain contact 16 extend through the silicon dioxide layer to the substrate. A polysilicon gate 17 is positioned between the source contact and the drain contact at a location where the silicon dioxide layer is very thin so that the gate is slightly offset and insulated from the substrate. The polysilicon gate is the gate electrode, and an insulation layer 18 covers the gate and the silicon dioxide layer.

Beneath the source contact 14, a pocket 19 of p<sup>+</sup> material and a pocket 21 of n<sup>+</sup> material are diffused into the p-substrate 11. The pocket 21 extends from beneath the source contact to the gate 17. Beneath the gate is a threshold voltage implant 22 of p-type material for adjusting the threshold voltage and a punch through implant 23 of p-type material for avoiding punch through voltage breakdown. Beneath the drain contact 16, a pocket 24 of n<sup>+</sup> material is diffused into the substrate. An extended drain region 26 of n-material is formed by diffusion or ion implantation on top of the p-substrate, and extends from beneath gate 17 to the pocket 24 and a similar distance to the opposite side of the pocket. A top layer 27 of p-material is provided by ion-implantation through the same mask window as the extended drain region to cover an intermediate portion thereof, while the end portions of the drain region are uncovered to contact the silicon dioxide layer 12. The top layer is either connected to the substrate or left floating.

The gate 17 controls by field-effect the current flow thereunder laterally through the p-type material to the n-type material in the extended drain region 26. Further flow through the extended drain region can be controlled by the substrate 11 and the top layer 27, which

PIF 00006

4,811,075

act as gates providing field-effects for pinching off the extended drain region therebetween. Thus, the transistor 10 can be considered as an insulated gate, field-effect transistor (IGFET or MOSFET) connected in series with a double-sided, junction-gate field-effect transistor (JFET). While the insulated gate, field-effect transistor shown is a conventional MOS type, it should be understood that it could also be a lateral D-MOS or a depletion MOS type.

By adding the top layer 27 over the extended drain region 26 and connecting this top layer to the substrate 11, the net number of charges in the extended drain region can be increased from  $1 \times 10^{12}/\text{cm}^2$  to around  $2 \times 10^{12}/\text{cm}^2$ , or approximately double. This drastically reduces the on-resistance of the transistor 10. The pinch off voltage of the extended drain region can be reduced from typically around forty volts to below ten volts. Thus, a conventional short-channel, thin gate oxide MOS transistor can be used as the series transistor instead of a D-MOS device. This results in the following benefits. First, the threshold voltage of a conventional MOS transistor is typically much lower than for a D-MOS device (0.7 volts compared to two four volts for the D-MOS device) and thus, is directly compatible with five volt logic. The D-MOS device usually requires an additional power supply of ten to fifteen volts for driving the gate. Second, the conventional MOS transistor has less on resistance and thus, further reduces the total on resistance.

As the p-type top layer 27 can be made very shallow with a depth of one micron or less, the doping density in that layer will be in the range of  $5 \times 10^{14}$ – $1 \times 10^{17}/\text{cm}^3$ . At doping levels above  $10^{14}/\text{cm}^3$ , the mobility starts to degrade and a decrease in mobility will increase the critical electrical field for breakdown, thus giving a higher breakdown voltage for fixed geometry. The number of charges in the top layer is around  $1 \times 10^{12}/\text{cm}^2$  and to first order approximation independent of depth.

The combined benefits of the above features result in a voltage capability of three hundred volts with a figure of merit,  $R_{\text{on}} \times A$ , of about  $2.0 \Omega \text{ mm}^2$  for the transistor 10. Currently used integrated MOS transistors have a figure of merit of about  $10$ – $15 \Omega \text{ mm}^2$ , while the best discrete vertical D-MOS devices on the market in a similar voltage range have a figure of merit of  $3$ – $4 \Omega \text{ mm}^2$ .

With reference to FIG. 2, a p-channel type, high voltage MOS transistor is indicated generally by reference numeral 38. Since the layers of substrate, silicon dioxide, and insulation for this transistor are similar to those previously described for transistor 10, they will be given like reference numerals. A p-substrate 11 is covered by a silicon dioxide layer 12 and an insulation layer 13. A metal source contact 31 and a metal drain contact 32 extend through the insulation layer and the silicon dioxide layer to an n-well 33 that is embedded in the substrate. A polysilicon gate 34, which is an electrode, is positioned between the source contact and the drain contact at a location where the silicon dioxide layer is very thin so that the gate is slightly offset and insulated from the n-well. The gate and the silicon dioxide layer are covered by the insulation layer 13.

A pocket 35 of n+ type material and a pocket 36 of p+ type material are provided in the n-well 33 beneath the metal source contact 31. The pocket 36 extends to the gate 34. An extended drain region 37 of p-type material is formed in the n-well and extends from be-

neath the gate to a pocket 38 located beneath the drain contact 32, and the extended drain region continues a similar distance on the opposite side of the drain contact. A top layer 39 of n-material is provided by ion-implantation through the same window of the mask as the extended drain region to cover an intermediate portion thereof. The end portions of the extended drain region are uncovered so as to contact the silicon dioxide layer 12. The top layer is either connected to the n-well or left floating.

The gate 34 controls by field-effect the current flow thereunder laterally through the n-type material to the p-type material in the extended drain region 37. Further flow through the extended drain region can be controlled by the n-well 33 and the top layer 39, which act as gates providing field-effects for pinching off the extended drain region therebetween. Thus, the transistor 38 can be considered as an insulated-gate field-effect transistor (IGFET or MOSFET) connected in series with a double-sided, junction-gate field-effect transistor (JFET). The n-well under the extended drain region has to be depleted before breakdown occurs between the p+ drain contact pocket 38 and the n-well.

Looking now at FIG. 3, an n-channel transistor 10, similar to that shown in FIG. 1, and a p-channel transistor 38, similar to that shown in FIG. 2, are shown as a complementary pair on the same substrate 11 and isolated from each other. Since the details of each transistor has been previously described with reference to FIGS. 1 and 2, no further description is considered necessary.

As shown in FIG. 4, low voltage, CMOS implemented devices 43 and 44 can be combined on the same p-substrate 11 as the high voltage devices 10 and 38, shown in FIG. 3. These low voltage devices enable low voltage logic and analog function to control the high voltage devices. The device 43 is an n-channel type having a source contact 46, a drain contact 47 and a polysilicon gate 48. A p+ pocket 49 and an n+ pocket 51 are provided in the p- substrate beneath the source contact. The n+ pocket extends to beneath the gate. An n+ pocket 52 is provided beneath the drain contact. The gate 48 is insulated from the substrate by the silicon dioxide layer 12, but the gate controls the current flow through the substrate between pockets 51 and 52. The gate is covered by the insulation layer 13. An n-well 53 is provided in the substrate to accommodate the low voltage, p-channel device 44. This device includes a source contact 54, a drain contact 56 and a polysilicon gate 57. An n+ pocket 58 and a p+ pocket 59 are provided in the n-well beneath the source contact and a p+ pocket 61 is provided in the n-well beneath the drain contact. The gate 57 is insulated from the n-well and extends thereabove between pockets 59 and 61.

It should be noted that the term "substrate" refers to the physical material on which a microcircuit is fabricated. If a transistor is fabricated on a well of a or p type material within a primary substrate of opposite type material, the well material can be considered a secondary substrate. Similarly, if a transistor is fabricated on an epitaxial layer or epi-island that merely supports and insulates the transistor, the epitaxial layer or epi-island can be considered a secondary substrate. An epi-island is a portion of an epitaxial layer of one conductivity type that is isolated from the remaining portion of the epitaxial layer by diffusion pockets of an opposite conductivity type. When complementary transistors are formed on the same chip, the well in which one compli-

PIF 00007

4,811,075

5

mentary transistor is embedded is formed by the same diffusion as the extended drain region for the other transistor.

FIG. 5 shows a symmetrical n-channel device 63 having a source contact 64 and a drain contact 66. A polysilicon gate 67 is insulated from a substrate 68 by a silicon dioxide layer 69 and the gate is covered by an insulation layer 70. An n-type extended source region 71 is provided beneath the source contact and an n<sup>+</sup> type pocket 72. A top layer 73 of p-type material is positioned over an intermediate portion of the extended source region, while the end portions of the extended source region contact the silicon dioxide layer thereabove. Beneath the drain contact is an n<sup>+</sup> type pocket 74 and an n-type extended drain region 76. A top layer 73 of p-type material is positioned over an intermediate portion of the extended drain region and end portions of the extended drain region contact the silicon dioxide layer. An implant 78 of the p-type material is provided under the gate 67 between the extended source region and the extended drain region for sustaining the threshold voltage. A similar implant 79 for sustaining the pinch-through voltage is provided beneath the implant 78. Since the symmetrical channel device has both an extended source and an extended drain, the source can sustain the same high potential as the drain. A symmetrical p-channel device could be made in a similar way using opposite conductivity type materials.

From the foregoing description, it will be seen that an efficient, high voltage MOS transistor has been provided. This transistor is compatible with five volt logic which easily can be integrated on the same chip. The transistor has a voltage capability of three hundred volts for an n-channel device, and has a figure of merit,  $R_{on} \times A$ , of about  $2.0 \Omega \text{mm}^2$ . The transistor is formed by an insulated-gate field-effect transistor and a double-sided junction-gate field-effect transistor connected in series on the same chip. These transistors can be made as either discrete devices or integrated devices of either n-channel or p-channel conductivity. The integrated devices can be easily combined with low voltage control logic on the same chip. Further devices of opposite conductivity can be combined in a complementary manner on the same chip.

Although the present invention has been described in terms of the presently preferred embodiment, it is to be understood that such disclosure is not to be interpreted as limiting. Various alterations and modifications will no doubt become apparent to those of ordinary skill in the art after having read the above disclosure. Accordingly, it is intended that the appended claims be interpreted as covering all alterations and modifications as fall within the true spirit and scope of the invention.

I claim:

1. A high voltage MOS transistor comprising:
  - a semiconductor substrate of a first conductivity type having a surface
  - a pair of laterally spaced pockets of semiconductor material of a second conductivity type within the substrate and adjoining the substrate surface,
  - a source contact connected to one pocket,
  - a drain contact connected to the other pocket,
  - an extended drain region of the second conductivity type extending laterally each way from the drain contact pocket to surface-adjoining positions,
  - a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended drain region between the drain contact pocket and the surface-adjoining positions,

6

said top layer of material and said substrate being subject to application of a reverse-bias voltage, an insulating layer on the surface of the substrate and covering at least that portion between the source contact pocket and the nearest surface-adjoining position of the extended drain region, and a gate electrode on the insulating layer and electrically isolated from the substrate region thereunder which forms a channel laterally between the source contact pocket and the nearest surface-adjoining position of the extended drain region, said gate electrode controlling by field-effect the flow of current thereunder through the channel.

2. The high-voltage MOS transistor of claim 1 wherein,

said top layer has a depth of one micron or less.

3. The high-voltage MOS transistor of claim 1 wherein,

said top layer has a doping density higher than  $5 \times 10^{16}/\text{cm}^3$  so that the mobility starts to degrade.

4. The high voltage MOS transistor of claim 1 having one channel conductivity type in combination with a complementary high voltage MOS transistor of an opposite channel conductivity type combined on the same chip and isolated from each other.

5. The high voltage MOS transistor of claim 1 combined on the same chip with a low voltage CMOS implemented device.

6. The combination of claim 5 further including, a complementary high voltage MOS transistor, and a complementary low voltage CMOS implemented device on the same chip and isolated from each other.

7. A high voltage MOS transistor comprising: a semiconductor substrate of a first conductivity type having a surface,

a pair of laterally spaced pockets of semiconductor material of a second conductivity type within the substrate and adjoining the substrate surface, a source contact connected to one pocket, an extended source region of the second conductivity type extending laterally each way from the source contact pocket to surface-adjoining positions, a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended source region between the surface-adjoining positions,

said top layer and said substrate being subject to application of a reverse-bias voltage,

a drain contact connected to the other pocket,

an extended drain region of the second conductivity type extending laterally each way from the drain contact pocket to surface-adjoining positions,

a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended drain region between the drain contact pocket and the surface-adjoining positions,

said top layer of material and said substrate being subject to application of a reverse-bias voltage,

an insulating layer on the surface of the substrate and covering at least that portion between the nearest surface-adjoining positions of the extended source region and the extended drain region, and

a gate electrode on the insulating layer and electrically isolated from the substrate region thereunder which forms a channel laterally between the nearest surface-adjoining positions of the extended source region and the extended drain region, said gate electrode controlling by field-effect the current flow thereunder through the channel.

PIF 00008

**PX 8**

4811075  
4811075

MAR 07 1988

SERIAL NUMBER 041994 PATENT NUMBER 4811075

SERIAL NUMBER	FILING DATE	CLASS	SUBCLASS	GROUP ART UNIT	EXAMINER
07/041,994	04/24/87	357	4.6	253	JACKSON

APPLICANT: KLAS H. EKLUND, LOS GATOS, CA.

**\*\*CONTINUING DATA\*\***  
VERIFIED *JA*

**\*\*FOREIGN/PCT APPLICATIONS\*\***  
VERIFIED *JA*

FOREIGN FILING LICENSE GRANTED 05/27/87 \*\*\*\*\* SHALL ENTITY \*\*\*\*\*

Foreign priority claimed 35 USC 329 conditions met	AS FILED	STATE OR COUNTRY	SHEETS DRAWING	TOTAL CLAIMS	INDEX CLAIMS	FILING FEE RECEIVED	ATTORNEY'S DOCKET NO.
<input checked="" type="checkbox"/> Yes	<input checked="" type="checkbox"/> Yes	CA	2	18	4	170.00	SS-520-01

Verified and Acknowledged: *Thomas E. Schaefer*

ADDRESS: THOMAS E. SCHAEFER, 3211 SCOTT BLVD., STE. 201, SANTA CLARA, CA 95054-3093

TITLE: HIGH VOLTAGE MOS TRANSISTORS


U.S. DEPT. OF COMMERCE - PATENT OFFICE - PTO 436 (Rev. 10-79)

PARTS OF APPLICATION  
FILED SEPARATELY *2N*

NOTICE OF ALLOWANCE MAILED		PREPARED FOR ISSUE		CLAIMS ALLOWED	
8-25-88		<i>Jerrine Jackson</i> Assistant Examiner		Total Claims	Print Claim
ISSUE FEE		ANDREW J. JAMES SUPERVISORY PATENT EXAMINER GROUP ART UNIT 253 Primary Examiner		7	1
Amount Due	Date Paid	ISSUE CLASSIFICATION		DRAWING	
280-	10/21/88	Class 357	Subclass 46	Sheets Drawg.	Fig. Drawg.
				2	5
				ISSUE BATCH NUMBER	160

Label Area

WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 191 and 308. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436  
Rev. 6/82

PIF 00001

041994

Entered  
or  
Counted

## CONTENTS

APPROVED FOR LICENSE ☒MAY 12 8705  
INITIALSReceived  
or  
Mailed

1. Application ✓ papers. + prints
2. rej (3mo) 12/7/87
3. Adm't R or telephone 4-11-88
4. final rej (3mo) 6-17-88
5. interview summary 8-10-88
6. Adm't R (3) 8-15-88
7. PTOL 37 = 8-24-88
8. Formal R (2) Oct 24/88
9. Small R (1) Oct 24/88
10. Formal R (2) assigned Oct 24/88
11. Notice of Receipt 3 JAN 1989
- 12.
- 13.
- 14.
- 15.
- 16.
- 17.
- 18.
- 19.
- 20.
- 21.
- 22.
- 23.
- 24.
- 25.
- 26.
- 27.
- 28.
- 29.
- 30.
- 31.
- 32.

PIF 00002

## United States Patent [19]

## Eklund

**(ii) Patent Number: 4,811,075**

[45] Date of Patent: Mar. 7, 1989

#### [54] HIGH VOLTAGE MOS TRANSISTORS

[75] Inventor: **Klas H. Eklund, Los Gatos, Calif.**

[73] Assignee: Power Integrations, Inc., Mountain View, Calif.

[21] Appl. No.: 41,994

[22] Filed: Apr. 24, 1987

[51] Ist. CL<sup>4</sup> \_\_\_\_\_ HOHL 27/82; HOHL 29/78;  
HOHL 29/80

[52] U.S. a. \_\_\_\_\_ 357/44; 357/22;  
357/23.4; 357/23.8

[58] Field of Search ..... 357/23.8, 23.4, 46,  
357/72

## [S6] References Cited

## U.S. PATENT DOCUMENTS

4,626,879 12/1986 Colok \_\_\_\_\_ 357/238

4,628,341 12/1986 Thomas 357/23.8

### OTHER PUBLICATIONS

See, *Physics of Semiconductor Devices* Wiley & Sons  
N.Y. c. 1981 pp. 431-438, 486-491.

**Primary Examiner—Andrew J. James**


**Assistant Examiner—Jerome Jackson**

**Attorney, Agent, or Firm—Thomas E. Schatzel**

[57]                      **ABSTRACT**

An insulated-gate, field-effect transistor and a double-sided, junction-gate field-effect transistor are connected in series on the same chip to form a high-voltage MOS transistor. An extended drain region is formed on top of a substrate of opposite conductivity-type material. A top layer of material having a conductivity-type opposite that of the extended drain and similar to that of the substrate is provided by ion-implantation through the same mask window as the extended drain region. This top layer covers only an intermediate portion of the extended drain which has ends contacting a silicon dioxide layer thereabove. The top layer is either connected to the substrate or left floating. Current flow through the extended drain region can be controlled by the substrate and the top layer, which act as gates providing field-effects for pinching off the extended drain region therebetween. A complementary pair of such high-voltage MOS transistors having opposite conductivity-type are provided on the same chip.

**7 Claims, 2 Drawing Sheets**



PIF 00003



U.S. Patent Mar. 7, 1989 Sheet 1 of 2 4,811,075




Fig. 1




Fig. 2






Fig. 3

PIF 00004

U.S. Patent Mar. 7, 1989 Sheet 2 of 2 4,811,075



PIF 00005

4,811,075

1

## HIGH VOLTAGE MOS TRANSISTORS

## BACKGROUND OF THE INVENTION

## 1. Field of the Invention

This invention relates generally to high voltage metal-oxide semiconductor (MOS) transistors of the field-effect type. More specifically, the transistors can be made as either discrete or integrated devices of either n-channel or p-channel conductivity. The integrated devices can easily be combined with low voltage control logic on the same chip. Further devices of opposite conductivity can be combined in a complementary manner on the same chip.

## 2. Description of the Prior Art

Self isolation technology is used for making high voltage MOS devices, particularly integrated high voltage devices in combination with low voltage control logic on the same chip. The voltage is sustained by an offset gate, as a lightly doped extended drain region is used. Such devices can be considered as an IGFET or MOSFET in series with a single sided JFET. Two of such high voltage devices having opposite conductivity types can be used as a complementary pair on the same chip, with the device having an extended p-type drain being included in an n-well in a p-substrate.

The voltage capability of such high voltage devices is determined by the doping of the substrate, the length of the extended drain region and the net number of charges therein. For optimum performance, the net number of charges should be around  $1 \times 10^{12}/\text{cm}^2$ . Such devices have been used for making display drivers in the one hundred to two hundred volt range, but the current capabilities of the devices are poor. The main advantage is that low voltage control logic easily can be combined on the same chip. For these devices, a general figure of merit can be determined by the product of  $R_{\text{on}} \times A$  (where  $R_{\text{on}}$  is the on-resistance in the linear region and  $A$  is the area taken up by the device). For an n-channel device in the voltage range of two hundred fifty to three hundred volts,  $R_{\text{on}} \times A$  is typically  $10\text{--}15 \Omega \text{mm}^2$ . A discrete vertical D-MOS device in the same voltage range has a figure of merit of  $3 \Omega \text{mm}^2$ , but is much more difficult to combine with low voltage control logic on the same chip. Thus, the application of these high voltage devices is restricted to current level below 100 mA, such as display drivers. Even such drivers are more costly due to poor area efficiency of the high voltage devices.

## SUMMARY OF THE PRESENT INVENTION

An object of the present invention is to provide a more efficient high voltage MOS transistor.

Another object of the invention is to provide a high voltage MOS transistor that is compatible with five volt logic.

A further object of the invention is to provide a three hundred volt n-channel device with a figure of merit,  $R_{\text{on}} \times A$ , of about  $2.0 \Omega \text{mm}^2$ .

Briefly, the present invention includes an insulated gate, field-effect transistor (IGFET or MOSFET) and a double-sided junction gate field-effect transistor (JFET) connected in series on the same chip to form a high voltage MOS transistor. In a preferred embodiment of the invention, a complementary pair of such high voltage MOS transistors having opposite conductivity type are provided on the same chip.

2

Advantages of the invention include more efficient high voltage MOS transistors, compatibility with five volt logic, and for an n-channel device, voltage capability of three hundred volts with a figure of merit,  $R_{\text{on}} \times A$ , of about  $2.0 \Omega \text{mm}^2$ .

These and other objects and advantages of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiments which are illustrated in the various drawing figures.

## IN THE DRAWINGS

FIG. 1 is a diagrammatic view of a high voltage MOS transistor of the n-channel type embodying the present invention.

FIG. 2 is a diagrammatic view of a high voltage MOS transistor of the p-channel type embodying the present invention.

FIG. 3 is a diagrammatic view of the transistors shown in FIGS. 1 and 2 forming a complementary pair on the same chip.

FIG. 4 is a diagrammatic view of low voltage, CMOS implemented devices that can be combined on the same chip with the complementary pair of high voltage MOS transistors shown in FIG. 3.

FIG. 5 is a diagrammatic view of a symmetric high-voltage n-channel device wherein the source region and the drain region are similar.

## DESCRIPTION OF THE PREFERRED EMBODIMENT

Looking now at FIG. 1, an n-channel type, high voltage MOS transistor, indicated generally by reference numeral 10, is formed on a p-substrate 11 covered by a silicon dioxide layer 12. A metal source contact 14 and a metal drain contact 16 extend through the silicon dioxide layer to the substrate. A polysilicon gate 17 is positioned between the source contact and the drain contact at a location where the silicon dioxide layer is very thin so that the gate is slightly offset and insulated from the substrate. The polysilicon gate is the gate electrode, and an insulation layer 18 covers the gate and the silicon dioxide layer.

Beneath the source contact 14, a pocket 19 of p<sup>+</sup> material and a pocket 21 of n<sup>+</sup> material are diffused into the p<sup>+</sup> substrate 11. The pocket 21 extends from beneath the source contact to the gate 17. Beneath the gate is a threshold voltage implant 23 of p-type material for adjusting the threshold voltage and a punch through implant 25 of p-type material for avoiding punch through voltage breakdown. Beneath the drain contact 16, a pocket 24 of n<sup>+</sup> material is diffused into the substrate. An extended drain region 26 of n-material is formed by diffusion or ion implantation on top of the p-substrate, and extends from beneath gate 17 to the pocket 24 and a similar distance to the opposite side of the pocket. A top layer 27 of p-material is provided by ion-implantation through the same mask window as the extended drain region to cover an intermediate portion thereof, while the end portions of the drain region are uncovered to contact the silicon dioxide layer 12. The top layer is either connected to the substrate or left floating.

The gate 17 controls by field-effect the current flow thereunder laterally through the p-type material to the n-type material in the extended drain region 26. Further flow through the extended drain region can be controlled by the substrate 11 and the top layer 27, which

PIF 00006

4,811,075

act as gates providing field-effects for pinching off the extended drain region therebetween. Thus, the transistor 10 can be considered as an insulated gate, field-effect transistor (IGFET or MOSFET) connected in series with a double-sided, junction-gate field-effect transistor (JFET). While the insulated gate, field-effect transistor shown is a conventional MOS type, it should be understood that it could also be a lateral D-MOS or a depletion MOS type.

By adding the top layer 27 over the extended drain region 26 and connecting this top layer to the substrate 11, the net number of charges in the extended drain region can be increased from  $1 \times 10^{12}/\text{cm}^2$  to around  $2 \times 10^{12}/\text{cm}^2$ , or approximately double. This drastically reduces the on-resistance of the transistor 10. The pinch off voltage of the extended drain region can be reduced from typically around forty volts to below ten volts. Thus, a conventional short channel, thin gate oxide MOS transistor can be used as the series transistor instead of a D-MOS device. This results in the following benefits. First, the threshold voltage of a conventional MOS transistor is typically much lower than for a D-MOS device (0.7 volts compared to two four volts for the D-MOS device) and thus, is directly compatible with five volt logic. The D-MOS device usually requires an additional power supply of ten to fifteen volts for driving the gate. Second, the conventional MOS transistor has less on resistance and thus, further reduces the total on resistance.

As the p-type top layer 27 can be made very shallow with a depth of one micron or less, the doping density in that layer will be in the range of  $5 \times 10^{16}$  to  $1 \times 10^{17}/\text{cm}^3$ . At doping levels above  $10^{16}/\text{cm}^3$ , the mobility starts to degrade and a decrease in mobility will increase the critical electrical field for breakdown, thus giving a higher breakdown voltage for fixed geometry. The number of charges in the top layer is around  $1 \times 10^{12}/\text{cm}^2$  and to first order approximation independent of depth.

The combined benefits of the above features result in a voltage capability of three hundred volts with a figure of merit,  $R_{\text{on}} \times A$ , of about  $2.0 \Omega \text{ mm}^2$  for the transistor 10. Currently used integrated MOS transistors have a figure of merit of about  $10$  to  $15 \Omega \text{ mm}^2$ , while the best discrete vertical D-MOS devices on the market in a similar voltage range have a figure of merit of  $3$  to  $4 \Omega \text{ mm}^2$ .

With reference to FIG. 2, a p-channel type, high voltage MOS transistor is indicated generally by reference numeral 30. Since the layers of substrate, silicon dioxide, and insulation for this transistor are similar to those previously described for transistor 10, they will be given like reference numerals. A p-substrate 11 is covered by a silicon dioxide layer 12 and an insulation layer 18. A metal source contact 31 and a metal drain contact 32 extend through the insulation layer and the silicon dioxide layer to an n-well 33 that is embedded in the substrate. A polysilicon gate 34, which is an electrode, is positioned between the source contact and the drain contact at a location where the silicon dioxide layer is very thin so that the gate is slightly offset and insulated from the n-well. The gate and the silicon dioxide layer are covered by the insulation layer 18.

A pocket 35 of n-type material and a pocket 36 of p-type material are provided in the n-well 33 beneath the metal source contact 31. The pocket 36 extends to the gate 34. An extended drain region 37 of p-type material is formed in the n-well and extends from be-

neath the gate to a pocket 38 located beneath the drain contact 32, and the extended drain region continues a similar distance on the opposite side of the drain contact. A top layer 39 of n-material is provided by ion-implantation through the same window of the mask as the extended drain region to cover an intermediate portion thereof. The end portions of the extended drain region are uncovered so as to contact the silicon dioxide layer 12. The top layer is either connected to the n-well or left floating.

The gate 34 controls by field-effect the current flow thereunder laterally through the n-type material to the p-type material in the extended drain region 37. Further flow through the extended drain region can be controlled by the n-well 33 and the top layer 39, which act as gates providing field-effects for pinching off the extended drain region therebetween. Thus, the transistor 30 can be considered as an insulated gate field-effect transistor (IGFET or MOSFET) connected in series with a double-sided, junction-gate field-effect transistor (JFET). The n-well under the extended drain region has to be depleted before breakdown occurs between the p+ drain contact-pocket 38 and the n-well.

Looking now at FIG. 3, an n-channel transistor 10, similar to that shown in FIG. 1, and a p-channel transistor 30, similar to that shown in FIG. 2, are shown as a complementary pair on the same substrate 11 and isolated from each other. Since the details of each transistor has been previously described with reference to FIGS. 1 and 2, no further description is considered necessary.

As shown in FIG. 4, low voltage, C-MOS implemented devices 43 and 44 can be combined on the same p-substrate 11 as the high voltage devices 10 and 30, shown in FIG. 3. These low voltage devices enable low voltage logic and analog functions to control the high voltage devices. The device 43 is an n-channel type having a source contact 46, a drain contact 47 and a polysilicon gate 48. A p+ pocket 49 and an n+ pocket 51 are provided in the p+ substrate beneath the source contact. The n+ pocket extends to beneath the gate. An n+ pocket 52 is provided beneath the drain contact. The gate 48 is insulated from the substrate by the silicon dioxide layer 12, but the gate controls the current flow through the substrate between pockets 51 and 52. The gate is covered by the insulation layer 18. An n-well 53 is provided in the substrate to accommodate the low voltage, p-channel device 44. This device includes a source contact 54, a drain contact 56 and a polysilicon gate 57. An n+ pocket 58 and a p+ pocket 59 are provided in the n-well beneath the source contact and a p+ pocket 61 is provided in the n-well beneath the drain contact. The gate 57 is insulated from the n-well and extends thereabove between pockets 59 and 61.

It should be noted that the term "substrate" refers to the physical material on which a microcircuit is fabricated. If a transistor is fabricated on a well of a p or n type material within a primary substrate of opposite type material, the well material can be considered a secondary substrate. Similarly, if a transistor is fabricated on an epitaxial layer or epitaxial island that merely supports and insulates the transistor, the epitaxial layer or epitaxial island can be considered a secondary substrate. An epitaxial layer is a portion of an epitaxial layer of one conductivity type that is isolated from the remaining portion of the epitaxial layer by diffusion pockets of an opposite conductivity type. When complementary transistors are formed on the same chip, the well in which one compl-

PIF 00007

4,811,075

5

mentary transistor is embedded, is formed by the same diffusion as the extended drain region for the other transistor.

FIG. 5 shows a symmetrical n-channel device 63 having a source contact 64 and a drain contact 66. A polysilicon gate 67 is insulated from a substrate 68 by a silicon dioxide layer 69 and the gate is covered by an insulation layer 70. An n-type extended source region 71 is provided beneath the source contact and an n<sup>+</sup>-type pocket 72. A top layer 73 of p-type material is positioned over an intermediate portion of the extended source region, while the end portions of the extended source region contact the silicon dioxide layer thereabove. Beneath the drain contact is an n<sup>+</sup>-type pocket 74 and an n-type extended drain region 76. A top layer 73 of p-type material is positioned over an intermediate portion of the extended drain region and end portions of the extended drain region contact the silicon dioxide layer. An implant 78 of the p-type material is provided under the gate 67 between the extended source region and the extended drain region for sustaining the threshold voltage. A similar implant 79 for sustaining the punch-through voltage is provided beneath the implant 78. Since the symmetrical channel device has both an extended source as an extended drain, the source can sustain the same high potential as the drain. A symmetric p-channel device could be made in a similar way using opposite conductivity type materials.

From the foregoing description, it will be seen that an efficient, high voltage MOS transistor has been provided. This transistor is compatible with five volt logic which easily can be integrated on the same chip. The transistor has a voltage capability of three hundred volts for an n-channel device, and has a figure of merit,  $R_{on} \times A$ , of about  $2.0 \Omega \text{mm}^2$ . The transistor is formed by an insulated-gate field-effect transistor and a double-sided junction-gate field-effect transistor connected in series on the same chip. These transistors can be made as either discrete devices or integrated devices of either n-channel or p-channel conductivity. The integrated devices can be easily combined with low voltage control logic on the same chip. Further devices of opposite conductivity can be combined in a complementary manner on the same chip.

Although the present invention has been described in terms of the presently preferred embodiment, it is to be understood that such disclosure is not to be interpreted as limiting. Various alterations and modifications will no doubt become apparent to those of ordinary skill in the art after having read the above disclosure. Accordingly, it is intended that the appended claims be interpreted as covering all alterations and modifications as fall within the true spirit and scope of the invention.

I claim:

1. A high voltage MOS transistor comprising:
  - a semiconductor substrate of a first conductivity type having a surface
  - a pair of laterally spaced pockets of semiconductor material of a second conductivity type within the substrate and adjoining the substrate surface,
  - a source contact connected to one pocket,
  - a drain contact connected to the other pocket,
  - an extended drain region of the second conductivity type extending laterally each way from the drain contact pocket to surface-adjoining positions,
  - a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended drain region between the drain contact pocket and the surface-adjoining positions,

6

said top layer of material and said substrate being subject to application of a reverse-bias voltage, an insulating layer on the surface of the substrate and covering at least that portion between the source contact pocket and the nearest surface-adjoining position of the extended drain region; and a gate electrode on the insulating layer and electrically isolated from the substrate region thereunder which forms a channel laterally between the source contact pocket and the nearest surface-adjoining position of the extended drain region, said gate electrode controlling by field-effect the flow of current thereunder through the channel.

2. The high-voltage MOS transistor of claim 1 wherein,
  - said top layer has a depth of one micron or less.
3. The high-voltage MOS transistor of claim 1 wherein,
  - said top layer has a doping density higher than  $5 \times 10^{16} / \text{cm}^3$  so that the mobility starts to degrade.
4. The high-voltage MOS transistor of claim 1 having one channel conductivity type in combination with a complementary high voltage MOS transistor of an opposite channel conductivity type combined on the same chip and isolated from each other.
5. The high voltage MOS transistor of claim 1 combined on the same chip with a low voltage CMOS implemented device.
6. The combination of claim 5 further including,
  - a complementary high voltage MOS transistor, and
  - a complementary low voltage CMOS implemented device on the same chip and isolated from each other.
7. A high voltage MOS transistor comprising:
  - a semiconductor substrate of a first conductivity type having a surface,
  - a pair of laterally spaced pockets of semiconductor material of a second conductivity type within the substrate and adjoining the substrate surface,
  - a source contact connected to one pocket,
  - an extended source region of the second conductivity type extending laterally each way from the source contact pocket to surface-adjoining positions,
  - a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended source region between the surface-adjoining positions,
  - said top layer and said substrate being subject to application of a reverse-bias voltage,
  - a drain contact connected to the other pocket,
  - an extended drain region of the second conductivity type extending laterally each way from the drain contact pocket to surface-adjoining positions,
  - a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended drain region between the drain contact pocket and the surface-adjoining positions,
  - said top layer of material and said substrate being subject to application of a reverse-bias voltage,
  - an insulating layer on the surface of the substrate and covering at least that portion between the nearest surface-adjoining positions of the extended source region and the extended drain region, and
  - a gate electrode on the insulating layer and electrically isolated from the substrate region thereunder which forms a channel laterally between the nearest surface-adjoining positions of the extended source region and the extended drain region, said gate electrode controlling by field-effect the current flow thereunder through the channel.

PIF 00008



170.00 201 2  
41994 PATENT

Case Docket No. SS-520-01

Date April 20, 1987

THE COMMISSIONER OF PATENTS  
AND TRADEMARKS  
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of:

Inventor: Klas H. Erikund

For: HIGH VOLTAGE MOS TRANSISTORS

Enclosed are:

11 Pages of specification 1 Pages of abstract 5 Pages of claims  
2 Sheets of drawing formal x Informal

       An assignment of the invention to       

       A certified copy application(s)       

       from which priority is claimed.

CLAIMS AS FILED				
	NUMBER FILED	NUMBER EXTRA	RATE	BASIC FEE \$340.00
Total Claims	18 -20 =	0	x \$12.00	0
Independent Claims	3 -3 =	0	x \$34.00	0
Multiple Dependent Claims, if any			\$110.00	0

Filing Fee \$ 340.00

☒ A verified statement that this is a filing by a small entity is attached.  
The fee due is fifty percentum of the above.

Filing Fee \$ 170.00

☒ The Commissioner is hereby authorized to charge any additional fees as set forth in 37 C.F.R. 1.16 and 1.17 which may be required or credit any overpayment to Account No. 19-0310. A duplicate of this transmittal is attached.

☒ A check in the amount of \$170.00;        This includes \$7.00 for recording the assignment.

Attorney for Applicant

Shahat  
Reg. No.: 22,611

Law Offices of THOMAS L. SCHATZEL  
A Professional Corporation  
3211 Scott Boulevard, Suite 201  
Santa Clara, CA 95054  
(408) 727-7077

PIF 00009



041,994

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

To the Commissioner of Patents and Trademarks:

5 Your petitioner, KLAS H. EKLUND, a citizen of  
Finland and resident of Los Gatos, California, whose  
post office address is 243 Mistletoe Road, 95030,  
prays that letters patent may be granted to him for

10 501  
HIGH VOLTAGE MOS TRANSISTORS

set forth in the following specification.

15

20

25

30

35

PIF 00010

041994



-1-

## High Voltage MOS Transistors

BACKGROUND OF THE INVENTIONField of the Invention

5 This invention relates generally to high voltage metal-oxide semiconductor (MOS) transistors of the field-effect type. More specifically, the transistors can be made as either discrete or integrated devices of either n-channel or p-channel conductivity. The  
 10 integrated devices can easily be combined with low voltage control logic on the same chip. Further devices of opposite conductivity can be combined in a complementary manner on the same chip.

15 Description of the Prior Art

Self isolation technology is used for making high voltage MOS devices, particularly integrated high voltage devices in combination with low voltage  
 20 control logic on the same chip. The voltage is sustained by an offset gate, as a lightly doped extended drain region is used. Such devices can be considered as an IGFET or MOSFET in-series with a single sided JFET. Two of such high voltage devices  
 25 having opposite conductivity types can be used as a complementary pair, on the same chip, with the device having an extended p-type drain being imbedded in an n-well in a p-substrate.

30 The voltage capability of such high voltage devices is determined by the doping of the substrate, the length of the extended drain region and the net number of charges therein. For optimum performance,  
 35

PIF 00011



-2-

the net number of charges should be around  $1 \times 10^{12}/\text{cm}^2$ . Such devices have been used for making display drivers in the one hundred to two hundred volt range, but the current capabilities of the devices are poor. The main advantage is that low voltage control logic easily can be combined on the same chip. For these devices, a general figure of merit can be determined by the product of  $R_{\text{on}} \times A$  (where  $R_{\text{on}}$  is the on-resistance in the linear region and  $A$  is the area taken up by the device). For an n-channel device in the voltage range of two hundred fifty to three hundred volts,  $R_{\text{on}} \times A$  is typically  $10 - 15 \Omega \text{mm}^2$ . A discrete vertical D-MOS device in the same voltage range has a figure of merit of  $3 \Omega \text{mm}^2$ , but is much more difficult to combine with low voltage control logic on the same chip. Thus, the application of these high voltage devices is restricted to current level below 100 mA, such as display drivers. Even such drivers are more costly due to poor area efficiency of the high voltage devices.

#### SUMMARY OF THE PRESENT INVENTION

An object of the present invention is to provide a more efficient high voltage MOS transistor.

Another object of the invention is to provide a high voltage MOS transistor that is compatible with five volt logic.

A further object of the invention is to provide a three hundred volt n-channel device with a figure of merit,  $R_{\text{on}} \times A$ , of about  $2.0 \Omega \text{mm}^2$ .

PIF 00012

-4-

Fig. 4 is a diagrammatic view of low voltage, C-MOS implemented devices that can be combined on the same chip with the complementary pair of high voltage MOS transistors shown in Fig. 3.

Fig. 5 is a diagrammatic view of a symmetric high-voltage n-channel device wherein the source region and the drain region are similar.

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

Looking now at Fig. 1, an n-channel type, high voltage MOS transistor, indicated generally by reference numeral 10, is formed on a p-substrate 11 covered by a silicon dioxide layer 12. A metal source contact 14 and a metal drain contact 16 extend through the silicon dioxide layer to the substrate. A polysilicon gate 17 is positioned between the source contact and the drain contact at a location where the silicon dioxide layer is very thin so that the gate is slightly offset and insulated from the substrate. The polysilicon gate is the gate electrode, and an insulation layer 18 covers the gate and the silicon dioxide layer.

Beneath the source contact 14, a pocket 19 of p<sup>+</sup> material and a pocket 21 of n<sup>+</sup> material are diffused into the p<sup>-</sup> substrate 11. The pocket 21 extends from beneath the source contact to the gate 17. Beneath the gate is a threshold voltage implant 22 of p-type material for adjusting the threshold voltage and a punch through implant 23 of p-type material for avoiding punch through voltage breakdown. Beneath the drain contact 16, a pocket 24 of n<sup>+</sup> material is diffused into the substrate. An

PIF 00014

-5-

extended drain region 26 of n-material is formed by diffusion or ion implantation on top of the p-substrate, and extends from beneath gate 17 to the pocket 24 and a similar distance to the opposite side of the pocket. A top layer 27 of p-material is provided by ion-implantation through the same mask window as the extended drain region to cover an intermediate portion thereof, while the end portions of the drain region are uncovered to contact the silicon dioxide layer 12. The top layer is either connected to the substrate or left floating.

The gate 17 controls by field-effect the current flow thereunder laterally through the p-type material to the n-type material in the extended drain region 26. Further flow through the extended drain region can be controlled by the substrate 11 and the top layer 27, which act as gates providing field-effects for pinching off the extended drain region therebetween. Thus, the transistor 10 can be considered as an insulated gate, field-effect transistor (IGFET or MOSFET) connected in series with a double-sided, junction-gate field-effect transistor (JFET). While the insulated gate, field-effect transistor shown is a conventional MOS type, it should be understood that it could also be a lateral D-MOS or a depletion MOS type.

By adding the top layer 27 over the extended drain region 26 and connecting this top layer to the substrate 11, the net number of charges in the extended drain region can be increased from  $1 \times 10^{12}/\text{cm}^2$  to around  $2 \times 10^{12}/\text{cm}^2$ , or approximately double. This drastically reduces the on-resistance of the transistor 10. The pinch off

PIF 00015

-6-

voltage of the extended drain region can be reduced from typically around forty volts to below ten volts. Thus, a conventional short channel, thin gate oxide MOS transistors can be used as the series transistor instead of a D-MOS device. This results in the following benefits. First, the threshold voltage of a conventional MOS transistor is typically much lower than for a D-MOS device (0.7 volts compared to two - four volts for the D-MOS device) and thus, is directly compatible with five volt logic. The D-MOS device usually requires an additional power supply of ten to fifteen volts for driving the gate. Second, the conventional MOS transistor has less on resistance and thus, further reduces the total on resistance.

As the p-type top layer 27 can be made very shallow with a depth of one micron or less, the doping density in that layer will be in the range of  $5 \times 10^{16} - 1 \times 10^{17}/\text{cm}^3$ . At doping levels above  $10^{16}/\text{cm}^3$ , the mobility starts to degrade and a decrease in mobility will increase the critical electrical field for breakdown, thus giving a higher breakdown voltage for fixed geometry. The number of charges in the top layer is around  $1 \times 10^{12}/\text{cm}^2$  and to first order approximation independent of depth.

The combined benefits of the above features result in a voltage capability of three hundred volts with a figure of merit,  $R_{\text{on}} \times A$ , of about  $2.0 \Omega \text{mm}^2$  for the transistor 10. Currently used integrated MOS transistors have a figure of merit of about  $10 - 15 \Omega \text{mm}^2$ , while the best discrete vertical D-MOS devices on the market in a similar voltage range have a figure of merit of  $3 - 4 \Omega \text{mm}^2$ .

PIF 00016

-7-

With reference to Fig. 2, a p-channel type, high voltage MOS transistor is indicated generally by reference numeral 30. Since the layers of substrate, silicon dioxide, and insulation for this transistor are similar to those previously described for transistor 10, they will be given like reference numerals. A p-substrate 11 is covered by a silicon dioxide layer 12 and an insulation layer 18. A metal source contact 31 and a metal drain contact 32 extend through the insulation layer and the silicon dioxide layer to an n-well 33 that is embedded in the substrate. A polysilicon gate 34, which is an electrode, is positioned between the source contact and the drain contact at a location where the silicon dioxide layer is very thin so that the gate is slightly offset and insulated from the n-well. The gate and the silicon dioxide layer are covered by the insulation layer 18.

A pocket 35 of  $n^+$  type material and a pocket 36 of  $p^+$  type material are provided in the n-well 33 beneath the metal source contact 31. The pocket 36 extends to the gate 34. An extended drain region 37 of p-type material is formed in the n-well and extends from beneath the gate to a pocket 38 located beneath the drain contact 32, and the extended drain region continues a similar distance on the opposite side of the drain contact. A top layer 39 of n-material is provided by ion-implantation through the same window of the mask as the extended drain region to cover an intermediate portion thereof. The end portions of the extended drain region are uncovered so as to contact the silicon dioxide layer 12. The top layer is either connected to the n-well or left floating.

PIF 00017

-8-

The gate 34 controls by field-effect the current flow thereunder laterally through the n-type material to the p-type material in the extended drain region 37. Further flow through the extended drain region can be controlled by the n-well 33 and the top layer 39, which act as gates providing field-effects for pinching off the extended drain region therebetween. Thus, the transistor 30 can be considered as an insulated-gate field-effect transistor (IGFET or MOSFET) connected in series with a double-sided, junction-gate field-effect transistor (JFET). The n-well under the extended drain region has to be depleted before breakdown occurs between the p<sup>+</sup> drain contact pocket 38 and the n-well.

Looking now at Fig. 3, an n-channel transistor 10, similar to that shown in Fig. 1, and a p-channel transistor 30, similar to that shown in Fig. 2, are shown as a complementary pair on the same substrate 11 and isolated from each other. Since the details of each transistor has been previously described with reference to Figs. 1 and 2, no further description is considered necessary.

As shown in Fig. 4, low voltage, C-MOS implemented devices 43 and 44 can be combined on the same p-substrate 11 as the high voltage devices 10 and 30, shown in Fig. 3. These low voltage devices enable low voltage logic and analog function to control the high voltage devices. The device 43 is an n-channel type having a source contact 46, a drain contact 47 and a polysilicon gate 48. A p<sup>+</sup> pocket 49 and an n<sup>+</sup> pocket 51 are provided in the p<sup>-</sup> substrate beneath the source contact. The n<sup>+</sup> pocket extends to beneath the gate. An n<sup>+</sup> pocket 52 is provided

-9-

beneath the drain contact. The gate 48 is insulated from the substrate by the silicon dioxide layer 12, but the gate controls the current flow through the substrate between pockets 51 and 52. The gate is covered by the insulation layer 18. An n-well 53 is provided in the substrate to accommodate the low voltage, p-channel device 44. This device includes a source contact 54, a drain contact 56 and a polysilicon gate 57. An n<sup>+</sup> pocket 58 and a p<sup>+</sup> pocket 59 are provided in the n-well beneath the source contact and a p<sup>+</sup> pocket 61 is provided in the n-well beneath the drain contact. The gate 57 is insulated from the n-well and extends thereabove between pockets 59 and 61.

*Just a!*  
15 *a.1* Fig. 5 shows a symmetrical n-channel device 63 having a source contact 64 and a drain contact 66. A polysilicon gate 67 is insulated from a substrate 68 by a silicon dioxide layer 69 and the gate is covered by an insulation layer 20. An n-type extended source region 71 is provided beneath the source contact and an n<sup>+</sup> type pocket 72. A top layer 73 of p-type material is positioned over an intermediate portion of the extended source region, while the end portions of the extended source region contact the silicon dioxide layer thereabove. Beneath the drain contact is an n<sup>+</sup> type pocket 74 and an n-type extended drain region 76. A top layer 77 of p-type material is positioned over an intermediate portion of the extended drain region and end portions of the extended drain region contact the silicon dioxide layer. An implant 78 of the p-type material is provided under the gate 67 between the extended source region and the extended drain region for sustaining the threshold voltage. A similar implant 79 for sustaining the

PIF 00019

-10-

punch-through voltage is provided beneath the implant 78. Since the symmetrical channel device has both an extended source and an extended drain, the source can sustain the same high potential as the drain. A  
5 symmetric p-channel device could be made in a similar way using opposite conductivity type materials.

From the foregoing description, it will be seen that an efficient, high voltage MOS transistor has  
10 been provided. This transistor is compatible with five volt logic which easily can be integrated on the same chip. The transistor has a voltage capability of three hundred volts for an n-channel device, and has a figure of merit,  $R_{on} \times A$ , of about  $2.0 \Omega \text{mm}^2$ .  
15 The transistor is formed by an insulated-gate field-effect transistor and a double-sided junction-gate field-effect transistor connected in series on the same chip. These transistors can be made as either discrete devices or integrated devices  
20 of either n-channel or p-channel conductivity. The integrated devices can be easily combined with low voltage control logic on the same chip. Further devices of opposite conductivity can be combined in a complementary manner on the same chip.

25 Although the present invention has been described in terms of the presently preferred embodiment, it is to be understood that such disclosure is not to be interpreted as limiting. Various alterations and  
30 modifications will no doubt become apparent to those of ordinary skill in the art after having read the above disclosure. Accordingly, it is intended that the appended claims be interpreted as covering all

35

PIF 00020



-11-

alterations and modifications as fall within the true  
spirit and scope of the invention.

5

10

15

20

25

30

35

PIF 00021

-12-

IN THE CLAIMS

1. A high-voltage MOS transistor comprising an insulated-gate field-effect transistor, and a double-sided junction-gate field-effect transistor connected in series, said transistors being united in one structure.

2. In a high-voltage MOS transistor having a source, a drain, an insulated gate device for controlling current flow between the source and the drain, an extended drain region in series between the insulated-gate device and the drain, said extended drain region being formed on material having a conductivity-type opposite that of the extended drain region, and wherein the improvement comprises a layer of material on top of the extended drain region having a conductivity-type opposite that of the extended drain region, and wherein the improvement comprises a layer of material on top of the extended drain region having a conductivity-type opposite that of the extended drain region, said top layer of material and said material beneath the extended drain region being interconnected with the source for applying a reverse-bias voltage whereby current flow through the extended drain region can be pinched off by depletion from both sides adjacent the opposite conductivity-type materials.

3. A high-voltage MOS transistor comprising a source, a drain, an insulated gate device for controlling current flow between the source and the drain, an extended drain region in series between the insulated gate device and the drain, said extended drain region being formed on material having a

PIF 00022

-13-

conductivity-type opposite that of the extended drain region, and a layer of material on top of the extended drain region having a conductivity-type opposite that of the extended drain region, said top layer of material and said material beneath the extended drain region being interconnected with the source for applying a reverse-bias voltage whereby current flow through the extended drain region can be pinched off by depletion from both sides adjacent the opposite conductivity-type materials.

4. The high-voltage MOS transistor of claim 1 further including

another high-voltage MOS transistor of opposite conductivity-type forming a complementary pair on the same chip.

5. The high-voltage MOS transistor of claim 2 wherein,

said layer on top of the extended drain region is an ion-implantation.

6. The high-voltage MOS transistor of claim 1 wherein,

said top layer has a depth of one micron or less.

7. The high-voltage MOS transistor of claim 1 wherein,

PIF 00023

-14-

said top layer has a doping density higher than  $5 \times 10^{16}/\text{cm}^3$  so that the mobility starts to degrade.

5 8. The high-voltage MOS transistor of claim 3 wherein,

10 said extended drain is made of n-type conductive material and said top layer is made of p-type conductive material.

9. The high-voltage MOS transistor of claim 3 wherein,

15 said extended drain is made of p-type conductive material and said top layer is made of n-type conductive material.

20 10. The high-voltage MOS transistor of claim 3 wherein,

25 said transistor is embedded in a well of n-type conductive material in a substrate of p-type conductive material, and further including a complementary high-voltage MOS transistor having an extended drain of n-type conductive material embedded in the substrate.

30 11. The high-voltage MOS transistor of claim 3 wherein,

35 both the extended drain region and the top layer of material are diffusions or ion implantations into a substrate or epitaxial layer.

PIF 00024

-15-

12. The high-voltage MOS transistor of claim 11  
wherein,

5        said extended drain region and the top layer  
of material are formed by using the same mask (self  
alignment).

13. The high-voltage MOS transistor of claim 3  
wherein,

10        the material on which the extended drain  
region is formed is a substrate; and

15        the substrate is of one conductivity-type  
material, and further including a complementary  
transistor embedded in a well or epi-island of  
opposite conductivity-type material on the same  
substrate.

20        14. The complementary pair of high-voltage MOS  
transistors of claim 13 wherein,

25        the well in which the complementary  
transistor is embedded is the same diffusion as the  
extended drain for the other transistor.

15. The complementary pair of high-voltage MOS  
transistors of claim 14 wherein,

30        the well is an n-well and further used for a  
low voltage p-channel device.

35        16. The high-voltage MOS transistor of claim 2  
wherein,

PIF 00025

-16-

the top layer is floating.

17. The high-voltage MOS transistor of claim 3  
wherein,

5

the source region and the drain region are  
formed in a similar manner.

18. The high-voltage MOS transistor of claim 3  
10 further including,

low voltage logic and analog function on the  
same chip.

15

20

25

30

35

Add } a2

PIF 00026

-17-

ABSTRACT OF THE DISCLOSURE

An insulated-gate, field-effect transistor and a double-sided, junction-gate field-effect transistor are connected in series on the same chip to form a high-voltage MOS transistor. An extended drain region is formed on top of a substrate of opposite conductivity-type material. A top layer of material having a conductivity-type opposite that of the extended drain and similar to that of the substrate is provided by ion-implantation through the same mask window as the extended drain region. This top layer covers only an intermediate portion of the extended drain which has ends contacting a silicon dioxide layer thereabove. The top layer is either connected to the substrate or left floating. Current flow through the extended drain region can be controlled by the substrate and the top layer, which act as gates providing field-effects for pinching off the extended drain region therebetween. A complementary pair of such high-voltage MOS transistors having opposite conductivity-type are provided on the same chip.

PIF 00027

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

HIGH VOLTAGE MOS TRANSISTORS

the specification of which

☒ is attached hereto.

☐ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Thomas E. Schatzel Reg. No. 22,611  
Douglas E. Hillert Reg. No. 31,784

Address all telephone calls to Thomas E. Schatzel at telephone No. (408) 727-7077.

Address all correspondence to:

101  
ATTORNEYS OF THOMAS E. SCHATZEL  
The Professional Corporation  
2241 Scott Boulevard, Suite 200  
San Jose, California 95054-3093

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claimed

(Number)	(Country)	(Day/Month/Year Filled)	Yes	No
			<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>

PIF 00028